











PCA9306

SCPS113M - OCTOBER 2004-REVISED APRIL 2019

# PCA9306 Dual Bidirectional I<sup>2</sup>C Bus and SMBus Voltage-Level Translator

#### 1 Features

- 2-Bit bidirectional translator for SDA and SCL lines in mixed-mode I<sup>2</sup>C Applications
- I<sup>2</sup>C and SMBus Compatible
- Less than 1.5-ns Maximum Propagation Delay to Accommodate Standard-mode and Fast-mode I<sup>2</sup>C Devices and Multiple Masters
- · Allows Voltage-level Translation Between
  - $\quad \text{1.2-V V}_{\text{REF1}} \text{ and 1.8-V, 2.5-V, 3.3-V,} \\ \text{or 5-V V}_{\text{REF2}}$
  - 1.8-V  $V_{REF1}$  and 2.5-V, 3.3-V, or 5-V  $V_{REF2}$
  - 2.5-V  $V_{REF1}$  and 3.3-V or 5-V  $V_{REF2}$
  - 3.3-V  $V_{REF1}$  and 5-V  $V_{REF2}$
- Provides Bidirectional Voltage Translation with no Direction Pin
- Low 3.5-Ω ON-state Resistance Between Input and Output Ports Provides Less Signal Distortion
- Open-drain I<sup>2</sup>C I/O ports (SCL1, SDA1, SCL2, and SDA2)
- 5-V Tolerant I<sup>2</sup>C I/O Ports to Support Mixed-mode Signal Operation
- High-impedance SCL1, SDA1, SCL2, and SDA2 pins for EN = Low
- Lockup-free Operation for Isolation when EN = Low
- Flow-through Pinout for Ease of Printed-circuitboard Trace Routing
- Latch-up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

# 2 Applications

- I<sup>2</sup>C, SMBus, PMBus, MDIO, UART, low-speed SDIO, GPIO, and other two-signal interfaces
- Servers
- Routers (Telecom Switching Equipment)
- Personal Computers
- Industrial Automation

# 3 Description

The PCA9306 device is a dual bidirectional  $I^2C$  and SMBus voltage-level translator with an enable (EN) input, and is operational from 1.2-V to 3.3-V  $V_{REF1}$  and 1.8-V to 5.5-V  $V_{REF2}$ .

The PCA9306 device allows bidirectional voltage translations between 1.2 V and 5 V, without the use of a direction pin. The low ON-state resistance ( $R_{ON}$ ) of the switch allows connections to be made with minimal propagation delay. When EN is high, the translator switch is ON, and the SCL1 and SDA1 I/O are connected to the SCL2 and SDA2 I/O, respectively, allowing bidirectional data flow between ports. When EN is low, the translator switch is off, and a high-impedance state exists between ports.


In addition to voltage translation, the PCA9306 device can be used to isolate a 400-kHz bus from a 100-kHz bus by controlling the EN pin to disconnect the slower bus during fast-mode communication.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SSOP (8)	2.95 mm x 2.80 mm		
DC 4 020C	VSSOP (8)	2.30 mm x 2.00 mm		
PCA9306	X2SON (8)	1.40 mm x 1.00 mm		
	DSBGA (8)	1.98 mm x 0.98 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Simplified Application Diagram





# **Table of Contents**

1	Features 1	8	Detailed Description	9
2	Applications 1		8.1 Overview	
3	Description 1		8.2 Functional Block Diagram	. 14
4	Revision History2		8.3 Feature Description	. 14
5	Pin Configuration and Functions 4		8.4 Device Functional Modes	. 15
6	Specifications5	9	Application and Implementation	16
•	6.1 Absolute Maximum Ratings		9.1 Application Information	. 16
	6.2 ESD Ratings		9.2 Typical Application	. 16
	6.3 Recommended Operating Conditions	10	Power Supply Recommendations	. 19
	6.4 Thermal Information	11	Layout	19
	6.5 Electrical Characteristics 6		11.1 Layout Guidelines	
	6.6 Switching Characteristics AC Performance		11.2 Layout Example	. 19
	(Translating Down) (EN = 3.3 V)	12	Device and Documentation Support	20
	6.7 Switching Characteristics AC Performance		12.1 Receiving Notification of Documentation Updates	
	(Translating Down) (EN = 2.5 V)		12.2 Community Resource	
	6.8 Switching Characteristics AC Performance		12.3 Trademarks	
	(Translating Up) (EN = 3.3 V)		12.4 Electrostatic Discharge Caution	. 20
	6.9 Switching Characteristics AC Performance (Translating Up) (EN = 2.5 V)		12.5 Glossary	
_	6.10 Typical Characteristics 7	13	Mechanical, Packaging, and Orderable Information	20
7	Parameter Measurement Information 8			

# 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision L (April 2016) to Revision M	Page
•	Changed the DQE package family From: VSSON to X2SON	4
•	Added new section to Overview	9
<u>•</u>	Changed the labels in Figure 19. The red curve is > 2 V, the black curve is ≤ 2 V	18
CI	hanges from Revision K (October 2014) to Revision L	Page
•	Changed "ON-State Connection " to "ON-state Resistance"	1
•	Deleted machine model ESD rating	1
•	Added "bus" following "100-kHz" in the last sentence of the Description section	1
•	Changed body-size dimensions in the Device Information table	1
•	Replaced pinout diagrams	4
•	Added I/O column to the Pin Functions table	4
•	Deleted RVH package from Pin Configuration and Functions section	4
•	Moved T <sub>stq</sub> from Handling Ratings to Absolute Maximum Ratings	5
•	Changed Handling Ratings to ESD Ratings	5
•	Added a note following the Electrical Characteristics table	6
•	Added Figure 4 to the Parameter Measurement Information section	8
•	Changed Figure 5	8
•	Changed "repeater" to "level shifter" in second paragraph of the Overview section	9
•	Changed the Design Requirements table	17
•	Deleted the bottommost row of the Design Requirements table	17
•	Corrected equation from $f_{knee}$ = 0.5 / RT (10%–80%) to $f_{knee}$ = 0.5 / RT (10%–90%)	

Submit Documentation Feedback



	Changes from F	Revision J	(October	2010	to Revision	K
--	----------------	------------	----------	------	-------------	---


Page

Added Pin Configuration and Functions section, Handling Rating table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information
section

\_\_\_



# 5 Pin Configuration and Functions



# **Pin Functions**

	PIN					
	N	DCU, YZT				
NAME	DCT, DCU, DQE			DESCRIPTION		
EN	8	A2	_	Switch enable input		
GND	1	A1		Ground, 0 V		
SCL1	3	C1	I/O	Serial clock, low-voltage side		
SCL2	6	C2	I/O	Serial clock, high-voltage side		
SDA1	4	D1	I/O	Serial data, low-voltage side		
SDA2	5	D2	I/O	Serial data, high-voltage side		
V <sub>REF1</sub>	2	B1	I	Low-voltage-side reference supply voltage for SCL1 and SDA1		
$V_{REF2}$	7	B2	Ι	High-voltage-side reference supply voltage for SCL2 and SDA2		

Submit Documentation Feedback

Copyright © 2004–2019, Texas Instruments Incorporated



# 6 Specifications

# 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating ambient temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{REF1}$	DC reference voltage range		-0.5	7	V
V <sub>REF2</sub>	DC reference bias voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	Input/output voltage range (2)		-0.5	7	V
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
T <sub>j(max)</sub>	Maximum junction temperature			125	°C
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

				VALUE	UNIT
			Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
,	$V_{(ESD)}$	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

			MIN	MAX	UNIT
			IVIIIV	IVIAA	UNIT
V <sub>I/O</sub>	Input/output voltage	SCL1, SDA1, SCL2, SDA2	0	5.5	V
V <sub>REF1</sub> (1)	Reference voltage		0	5.5	V
V <sub>REF2</sub> (1)	Reference voltage		0	5.5	V
EN	Enable input voltage		0	5.5	V
I <sub>PASS</sub>	Pass switch current			64	mA
T <sub>A</sub>	Operating ambient temperature		-40	85	°C

<sup>(1)</sup> To support translation, V<sub>REF1</sub> supports 1.2 V to V<sub>REF2</sub> - 0.6 V. V<sub>REF2</sub> must be between V<sub>REF1</sub> + 0.6 V to 5.5 V. See Typical Application for more information.

# 6.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DCT	DCU	DQE	YZT	UNIT
		8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	189.6	210.1	246.5	125.5	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	119.6	81.9	149.1	1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	102.1	88.8	100	62.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	44.5	8.3	17.1	3.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	101	88.4	99.8	62.7	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The input and input/output negative voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.5 Electrical Characteristics

over recommended operating ambient temperature range (unless otherwise noted)

	PARAMETER		Ti	ST CONDITION	S	MIN	TYP <sup>(1)</sup>	MAX	UNIT		
$V_{IK}$	Input clamp voltage		$I_1 = -18 \text{ mA},$	EN = 0 V				-1.2	V		
I <sub>IH</sub>	Input leakage current	i	$V_{I} = 5 V,$	EN = 0 V				5	μΑ		
C <sub>i(EN)</sub>	Input capacitance		V <sub>I</sub> = 3 V or 0				11		pF		
C <sub>io(off)</sub>	Off capacitance	SCLn, SDAn	$V_0 = 3 \text{ V or } 0,$	EN = 0 V			4	6	pF		
C <sub>io(on)</sub>	On capacitance	SCLn, SDAn	$V_0 = 3 \text{ V or } 0,$	EN = 3 V			10.5	12.5	pF		
					EN = 4.5 V		3.5	5.5			
	(2) On-state resistance		$V_I = 0$	$I_O = 64 \text{ mA}$	EN = 3 V		4.7	7			
							EN = 2.3 V		6.3	9.5	
R <sub>ON</sub> (2)		SCLn, SDAn	V <sub>I</sub> = 0	I <sub>O</sub> = 15 mA	EN = 1.5 V		25.5	32	Ω		
0.14			2 4 3 (3)	1 45 4	EN = 4.5 V	1	6	15			
			$V_1 = 2.4 V^{(3)}$	$I_O = 15 \text{ mA}$	EN = 3 V	20	60	140			
			$V_I = 1.7 \ V^{(3)}$	I <sub>O</sub> = 15 mA	EN = 2.3 V	20	60	140			

All typical values are at T<sub>A</sub> = 25°C.

# 6.6 Switching Characteristics AC Performance (Translating Down) (EN = 3.3 V)<sup>(1)</sup>

over recommended operating ambient temperature range, EN = 3.3 V,  $V_{IH}$  = 3.3 V,  $V_{IL}$  = 0,  $V_{M}$  = 1.15 V (unless otherwise noted) (see Figure 4).

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	$C_L = 3$	0 pF	C <sub>L</sub> = 1	5 pF	UNIT	ı
PARAIVIETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	Oldii	
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	0	8.0	0	0.6	0	0.3		
t <sub>PHL</sub>	SCLZ OF SDAZ	SCLI OI SDAT	0	1.2	0	1	0	0.5	ns	

<sup>(1)</sup> Translating down: the high-voltage side driving toward the low-voltage side

# 6.7 Switching Characteristics AC Performance (Translating Down) (EN = 2.5 V)<sup>(1)</sup>

over recommended operating ambient temperature range, EN = 2.5 V,  $V_{IH}$  = 3.3 V,  $V_{IL}$  = 0,  $V_{M}$  = 0.75 V (unless otherwise noted) (see Figure 4).

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	C <sub>L</sub> = 3	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	SCL2 or SDA2	SCL1 or SDA1	0	1	0	0.7	0	0.4	
t <sub>PHL</sub>	SCLZ OF SDAZ	SCLI OI SDAT	0	1.3	0	1	0	0.6	ns

<sup>(1)</sup> Translating down: the high-voltage side driving toward the low-voltage side

# 6.8 Switching Characteristics AC Performance (Translating Up) (EN = 3.3 V)(1)

over recommended operating ambient temperature range, EN = 3.3 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 1.15 V,  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 4).

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	$C_L = 3$	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAIVIETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	SCL1 or SDA1	SCL2 or SDA2	0	0.9	0	0.6	0	0.4	ns
t <sub>PHL</sub>	SCLI OF SDAT		0	1.4	0	1.1	0	0.7	

(1) Translating up: the low-voltage side driving toward the high-voltage side

<sup>(2)</sup> Measured by the voltage drop between the SCL1 and SCL2, or SDA1 and SDA2 terminals, at the indicated current through the switch. Minimum ON-state resistance is determined by the lowest voltage of the two terminals.

<sup>(3)</sup> Measured in current sink configuration only (See Figure 4)




# 6.9 Switching Characteristics AC Performance (Translating Up) (EN = 2.5 V)(1)

over recommended operating ambient temperature range, EN = 2.5 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 0.75 V,  $R_{L}$  = 300  $\Omega$  (unless otherwise noted) (see Figure 4).

PARAMETER	FROM	то	C <sub>L</sub> = 5	0 pF	$C_L = 3$	0 pF	C <sub>L</sub> = 1	5 pF	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>PLH</sub>	SCL1 or SDA1	CCI 0 ** CDA0	0	1	0	0.6	0	0.4	
t <sub>PHL</sub>	SCLI OF SDAT	SCL2 or SDA2	0	1.3	0	1.3	0	0.8	ns

<sup>(1)</sup> Translating up: the low-voltage side driving toward the high-voltage side

# 6.10 Typical Characteristics






Figure 1. On-Resistance ( $R_{ON}$ ) vs Input Voltage ( $V_{SDA1}$  or  $V_{SCL1}$ )

Figure 2. On-Resistance ( $R_{ON}$ ) vs Input Voltage ( $V_{SDA1}$  or  $V_{SCL1}$ )





Figure 3. Typical Bandwidth of PCA9306


Copyright © 2004–2019, Texas Instruments Incorporated

Submit Documentation Feedback



# 7 Parameter Measurement Information







a) Current Source Configuration

b) Current Sink Configuration

Figure 4. Current Source and Current Sink Configurations for Ron Measurements



USAGE	SWITCH
Translating up	S1
Translating down	S2



NOTES: A. C<sub>L</sub> includes probe and jig capacitance

- B. All input pulses are supplied by generators having the following characteristics:  $PRR \le 10 \text{ MHz}$ ,  $Z_0 = 50 \Omega$ ,  $t_r \le 2 \text{ ns}$ ,  $t_f \le 2 \text{ ns}$ .
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 5. Load Circuit for Outputs

Submit Documentation Feedback



# 8 Detailed Description

#### 8.1 Overview

The PCA9306 device is a dual bidirectional  $I^2C$  and SMBus voltage-level translator with an enable (EN) input and operates without use of a direction pin. The voltage supply range for  $V_{REF1}$  is 1.2 V to 3.3 V and the supply range for  $V_{REF2}$  is 1.8 V to 5.5 V.

The PCA9306 device can also be used to run two buses, one at 400-kHz operating frequency and the other at 100-kHz operating frequency. If the two buses are operating at different frequencies, the 100-kHz bus must be disconnected by using the EN pin when the 400-kHz operation of the main bus is required. If the master is running at 400 kHz, the maximum system operating frequency may be less than 400 kHz because of the delays added by the level shifter.

In I<sup>2</sup>C applications, the bus capacitance limit of 400 pF restricts the number of devices and bus length. The capacitive load on both sides of the PCA9306 device must be taken into account when approximating the total load of the system, ensuring the sum of both sides is under 400 pF.

Both the SDA and SCL channels of the PCA9306 device have the same electrical characteristics, and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete-transistor voltage-translation solutions, because the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower-voltage devices and at the same time protects less-ESD-resistant devices.

#### 8.1.1 Definition of threshold voltage

This document references a threshold voltage denoted as  $V_{th}$ , which appears multiple times throughout this document when discussing the NFET between  $V_{REF1}$  and  $V_{REF2}$ . The value of  $V_{th}$  is approximately 0.6 V at room temperature.

#### 8.1.2 Correct Device Set Up

In a normal set up shown in Figure 6, the enable pin and  $V_{REF2}$  are shorted together and tied to a 200-k $\Omega$  resistor, and a reference voltage equal to  $V_{REF1}$  plus the FET threshold voltage is established. This reference voltage is used to help pass lows from one side to another more effectively while still separating the different pull up voltages on both sides.




Figure 6. Normal Setup

Care should be taken to ensure  $V_{REF2}$  has an external resistor tied between it and  $V_{CC2}$ . If  $V_{REF2}$  is tied directly to the  $V_{CC2}$  rail without a resistor, then there is no external resistance from the  $V_{CC2}$  to  $V_{CC1}$  to limit the current such as in Figure 7. This effectively looks like a low impedance path for current to travel through and potentially break the pass FET if the current flowing through the pass FET is larger than the absolute maximum continuous channel current specified in section 6.1. The continuous channel current is larger with a higher voltage difference between  $V_{CC1}$  and  $V_{CC2}$ .

Figure 7 shows an improper set up. If  $V_{CC2}$  is larger than  $V_{CC1}$  but less than  $V_{th}$ , the impedance between  $V_{CC1}$  and  $V_{CC2}$  is high resulting in a low drain to source current, which does not cause damage to the device. Concern arises when  $V_{CC2}$  becomes larger than  $V_{CC1}$  by  $V_{th}$ . During this event, the NFET turns on and begin to conduct current. This current is dependent on the gate to source voltage and drain to source voltage.




Figure 7. Abnormal Setup

#### 8.1.3 Disconnecting a Slave from the Main I2C Bus Using the EN Pin

PCA9306 can be used as a switch to disconnect one side of the device from the main I2C bus. This can be advantageous in multiple situations. One instance of this situation is if there are devices on the I2C bus which only supports fast mode (400 kHz) while other devices on the bus support fast mode plus (1 MHz). An example of this is displayed in Figure 8.




Figure 8. Example of an I2C bus with multiple supported frequencies

In this situation, if the master is on the 1 MHz side then communicating at 1 MHz should not be attempted if PCA9306 were enabled. It needs to be disabled for PCA9306 to avoid possibly glitching state machines in devices which were designed to operate correctly at 400 kHz or slower. When PCA9306 is disabled, the master can communicate with the 1 MHz devices without disturbing the 400 kHz bus. When the PCA9306 is enabled, communication across both sides at 400 kHz is acceptable.



#### 8.1.4 Supporting Remote Board Insertion to Backplane with PCA9306

Another situation where PCA9306 is advantageous when using its enable feature is when a remote board with I2C lines needs to be attached to a main board (backplane) with an I2C bus such as in Figure 9. If connecting a remote board to a backplane is not done properly, the connection could result in data corruption during a transaction or the insertion could generate an unintended pulse on the SCL line. Which could glitch an I2C device state machine causing the I2C bus to get stuck.




Figure 9. An example of connecting a remote board to a main board (backplane)

PCA9306 can be used to support this application because it can be disabled while making the connection. Then it is enabled once the remote board is powered on and the buses on both sides are IDLE.

# 8.1.5 Switch Configuration

PCA9306 has the capability of being used with its  $V_{REF1}$  voltage equal to  $V_{REF2}$ . This essentially turns the device from a translator to a device which can be used as a switch, and in some situations this can be useful. The switch configuration is shown in Figure 10 and translation mode is shown in Figure 11.




Figure 10. Switch Configuration






Figure 11. Translation Configuration

When PCA9306 is in the switch configuration ( $V_{REF1} = V_{REF2}$ ), the propagation delays are different compared to the translator configuration. Taking a look at the propagation delays, if the pull up resistance and capacitance on both sides of the bus are equal, then in switch mode the PCA9306 has the same propagation delay from side one to two and side two to one. The propagation delays become lower when  $V_{CC1}/V_{CC2}$  is larger. For example, the propagation delay at 1.8 V is longer than at 5 V in the switching configuration. When PCA9306 is in translation mode, side one propagate lows to side two faster than side two can propagate lows to side 1. This time difference becomes larger the larger the difference between  $V_{CC2}$  and  $V_{CC1}$  becomes.

#### 8.1.6 Master on Side 1 or Side 2 of Device

I2C and SMBus are bidirectional protocol meaning devices on the bus can both transmit and receive data. PCA9306 was designed to allow for signals to be able to be transmitted from either side, thus allowing for the master to be able to placed on either side of the device. Figure 12 shows the master on side two as opposed to the diagram on page 1 of this data sheet.




Figure 12. Master on side 2 of PCA9306

Product Folder Links: PCA9306

Copyright © 2004-2019, Texas Instruments Incorporated



#### 8.1.7 LDO and PCA9306 Concerns

The V<sub>REF1</sub> pin can be supplied by a low-dropout regulator (LDO), but in some cases the LDO may lose its regulation because of the bias current from V<sub>REF2</sub> to V<sub>REF1</sub>. If the LDO cannot sink the bias current, then the current has no other paths to ground and instead charges up the capacitance on the V<sub>REF1</sub> node (both external and parasitic). This results in an increase in voltage on the V<sub>REF1</sub> node. If no other paths for current to flow are established (such as back biasing of body diodes or clamping diodes through other devices on the V<sub>REF1</sub> node), then the  $V_{REF1}$  voltage ends up stabilizing when  $V_{gs}$  of the pass FET is equal to  $V_{th}$ . This means  $V_{REF1}$  node voltage is  $V_{CC2}$  -  $V_{th}$ . Note that any slaves/masters running off of the LDO now see the  $V_{CC2}$  -  $V_{th}$  voltage which may cause damage to those slaves/masters if they are not rated to handle the increased voltage.




Figure 13. Example of no leakage current path when using LDO

To ensure LDO does not lose regulation due to the bias current of PCA9306, a weak pull down resistor can be placed on V<sub>REF1</sub> to ground to provide a path for the bias current to travel. The recommended pull down resistor is calculated by Equation 4 where 0.75 gives about 25% margin for error incase bias current increases during operation.




Figure 14. Example with Leakage current path when using an LDO

 $V_{en} = V_{REF1} + V_{th}$ 

Copyright © 2004-2019, Texas Instruments Incorporated

where

 V<sub>th</sub> is approximately 0.6 V (1)

$$I_{\text{bias}} = (V_{\text{CC2}} - V_{\text{en}})/200k$$
 (2)

$$R_{\text{pulldown}} = V_{\text{OUT}}/I_{\text{bias}}$$
 (3)

Recommended 
$$R_{pulldown} = R_{pulldown} \times 0.75$$
 (4)



# 8.1.8 Current Limiting Resistance on V<sub>REF2</sub>

The resistor is used to limit the current between  $V_{REF2}$  and  $V_{REF1}$  (denoted as  $R_{CC}$ ) and helps to establish the reference voltage on the enable pin. The 200k resistor can be changed to a lower value; however, the bias current proportionally increases as the resistor decreases.

$$I_{\text{bias}} = (V_{\text{CC2}} - V_{\text{en}})/R_{\text{CC}}$$
:  $V_{\text{en}} = V_{\text{REF1}} + V_{\text{th}}$ 

where

Keep in mind  $R_{CC}$  should not be sized low enough that  $I_{CC}$  exceeds the absolute maximum continuous channel current specified in section 6.1 which is described in Equation 6.

$$R_{CC}(min) \ge (V_{CC2} - V_{en})/0.128 : V_{en} = V_{REF1} + V_{th}$$

where

#### 8.2 Functional Block Diagram




Figure 15. Block Diagram of PCA9306

#### 8.3 Feature Description

#### 8.3.1 Enable (EN) Pin

The PCA9306 device is a double-pole, single-throw switch in which the gate of the transistors is controlled by the voltage on the EN pin. In Figure 16, the PCA9306 device is always enabled when power is applied to  $V_{REF2}$ . In Figure 17, the device is enabled when a control signal from a processor is in a logic-high state.

#### 8.3.2 Voltage Translation

The primary feature of the PCA9306 device is translating voltage from an I $^2$ C bus referenced to  $V_{REF1}$  up to an I $^2$ C bus referenced to  $V_{DPU}$ , to which  $V_{REF2}$  is connected through a 200-k $\Omega$  pullup resistor. Translation on a standard, open-drain I $^2$ C bus is achieved by simply connecting pullup resistors from SCL1 and SDA1 to  $V_{REF1}$  and connecting pullup resistors from SCL2 and SDA2 to  $V_{DPU}$ . Information on sizing the pullup resistors can be found in the Sizing Pullup Resistors section.



# 8.4 Device Functional Modes

INPUT EN <sup>(1)</sup>	TRANSLATOR FUNCTION
Н	Logic Lows are propagated from one side to the other, Logic Highs blocked (independent pull up resistors passively drive the line high)
L	Disconnect

<sup>(1)</sup> The SCL switch conducts if EN is  $\geq$  0.6 V higher than SCL1 or SCL2. The same is true of SDA.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

# 9.1.1 General Applications of I<sup>2</sup>C

As with the standard  $I^2C$  system, pullup resistors are required to provide the logic-high levels on the translator bus. The size of these pullup resistors depends on the system, but each side of the repeater must have a pullup resistor. The device is designed to work with standard-mode and fast-mode  $I^2C$  devices in addition to SMBus devices. Standard-mode  $I^2C$  devices only specify 3 mA in a generic  $I^2C$  system where standard-mode devices and multiple masters are possible. Under certain conditions, high termination currents can be used. When the SDA1 or SDA2 port is low, the clamp is in the ON state, and a low-resistance connection exists between the SDA1 and SDA2 ports. Assuming the higher voltage is on the SDA2 port when the SDA2 port is high, the voltage on the SDA1 port is limited to the voltage set by  $V_{REF1}$ . When the SDA1 port is high, the SDA2 port is pulled to the pullup supply voltage of the drain ( $V_{DPU}$ ) by the pullup resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user, without the need for directional control. The SCL1-SCL2 channel also functions in the same way as the SDA1-SDA2 channel.

# 9.2 Typical Application

Figure 16 and Figure 17 show how these pullup resistors are connected in a typical application, as well as two options for connecting the EN pin.




Figure 16. Typical Application Circuit (Switch Always Enabled)

Product Folder Links: PCA9306

Copyright © 2004-2019, Texas Instruments Incorporated



# **Typical Application (continued)**




Figure 17. Typical Application Circuit (Switch Enable Control)

## 9.2.1 Design Requirements

		MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{REF2}$	Reference voltage	V <sub>REF1</sub> + 0.6	2.1	5	V
EN	Enable input voltage	V <sub>REF1</sub> + 0.6	2.1	5	٧
V <sub>REF1</sub>	Reference voltage	1.2	1.5	4.4	V
I <sub>PASS</sub>	Pass switch current		6		mA
I <sub>REF</sub>	Reference-transistor current		5		μΑ

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C.

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Bidirectional Voltage Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to  $V_{REF2}$  and both pins pulled to high-side  $V_{DPU}$  through a pullup resistor (typically 200 k $\Omega$ ). This allows  $V_{REF2}$  to regulate the EN input. A 100-pF filter capacitor connected to  $V_{REF2}$  is recommended. The  $I^2C$  bus master output can be push-pull or open-drain (pullup resistors may be required) and the  $I^2C$  bus device output can be open-drain (pullup resistors are required to pull the SCL2 and SDA2 outputs to  $V_{DPU}$ ). However, if either output is push-pull, data must be unidirectional or the outputs must be 3-state capable and be controlled by some direction-control mechanism to prevent high-to-low contentions in either direction. If both outputs are open-drain, no direction control is needed.

## 9.2.2.2 Sizing Pullup Resistors

To get an estimate for the range of values that can be used for the pullup resistor, please refer to the application note SLVA689. Figure 18 and Figure 19 respectively show the maximum and minimum pullup resistance allowable by the I<sup>2</sup>C specification for standard-mode (100 kHz) and fast-mode (400 kHz) operation.



#### 9.2.2.3 PCA9306 Bandwidth

The maximum frequency of the PCA9306 device depends on the application. The device can operate at speeds of > 100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application.

Figure 3 shows a bandwidth measurement of the PCA9306 device using a two-port network analyzer.

However, this is an analog type of measurement. For digital applications, the signal should not degrade up to the fifth harmonic of the digital signal. As a rule of thumb, the frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the PCA9306 device, digital clock frequency of >100 MHz can be achieved.

The PCA9306 device does not provide any drive capability like the PCA9515 or PCA9517 series of devices. Therefore, higher-frequency applications require higher drive strength from the host side. No pullup resistor is needed on the host side (3.3 V) if the PCA9306 device is being driven by standard CMOS push-pull output driver. Ideally, it is best to minimize the trace length from the PCA9306 device on the sink side (1.8 V) to minimize signal degradation.

You can then use a simple formula to compute the maximum *practical* frequency component or the *knee* frequency ( $f_{knee}$ ). All fast edges have an infinite spectrum of frequency components. However, there is an inflection (or *knee*) in the frequency spectrum of fast edges where frequency components higher than  $f_{knee}$  are insignificant in determining the shape of the signal.

To calculate f<sub>knee</sub>:

$$f_{\text{knee}} = 0.5 / RT (10\% - 90\%)$$
 (7)


$$f_{\text{knee}} = 0.4 / \text{RT} (20\% - 80\%)$$
 (8)

For signals with rise-time characteristics based on 10- to 90-percent thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise-time characteristics based on 20- to 80-percent thresholds, which is very common in many current device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that help maximize the performance of the device:

- Keep trace length to a minimum by placing the PCA9306 device close to the I<sup>2</sup>C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or non-monotonic behavior in the switching region.
- To reduce overshoots, a pullup resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

#### 9.2.3 Application Curve






Figure 19. Minimum Pullup Resistance (R<sub>p(min)</sub>) vs Pullu<sub>l</sub> Reference Voltage (V<sub>DPUX</sub>)

Submit Documentation Feedback

Copyright © 2004–2019, Texas Instruments Incorporated



# 10 Power Supply Recommendations

For supplying power to the PCA9306 device, the  $V_{REF1}$  pin can be connected directly to a power supply. The  $V_{REF2}$  pin must be connected to the  $V_{DPU}$  power supply through a 200-k $\Omega$  resistor. Failure to have a high-impedance resistor between  $V_{REF2}$  and  $V_{DPU}$  results in excessive current draw and unreliable device operation. It is also worth noting, that in order to support voltage translation, the PCA9306 must have the EN and VREF2 pins shorted and then pulled up to  $V_{DPU}$  through a high-impedance resistor.

# 11 Layout

# 11.1 Layout Guidelines

For printed-circuit board (PCB) layout of the PCA9306 device, common PCB layout practices should be followed, but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds.

In all PCB layouts, it is a best practice to avoid right angles in signal traces, to fan out signal traces away from each other on leaving the vicinity of an integrated circuit (IC), and to use thicker trace widths to carry higher amounts of current that commonly pass through power and ground traces. The 100-pF filter capacitor should be placed as close to  $V_{REF2}$  as possible. A larger decoupling capacitor can also be used, but a longer time constant of two capacitors and the 200-k $\Omega$  resistor results in longer turnon and turnoff times for the PCA9306 device. These best practices are shown in Figure 20.

For the layout example provided in Figure 20, it would be possible to fabricate a PCB with only two layers by using the top layer for signal routing and the bottom layer as a split plane for power ( $V_{CC}$ ) and ground (GND). However, a four-layer board is preferable for boards with higher-density signal routing. On a four-layer PCB, it is common to route signals on the top and bottom layer, dedicate one internal layer to a ground plane, and dedicate the other internal layer to a power plane. In a board layout using planes or split planes for power and ground, vias are placed directly next to the surface-mount component pad, which must attach to  $V_{CC}$  or GND, and the via is connected electrically to the internal layer or the other side of the board. Vias are also used when a signal trace must be routed to the opposite side of the board, but this technique is not demonstrated in Figure 20.

## 11.2 Layout Example




Figure 20. PCA9306 Layout Example



# 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 12.2 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.





6-Dec-2019

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
PCA9306DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCTRG4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCTT	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCTTE4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCTTG4	ACTIVE	SM8	DCT	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BD (S, Y)	Samples
PCA9306DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(7BDP, 7BDS, 7BDY)	Samples
PCA9306DCURE4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	Samples
PCA9306DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	Samples
PCA9306DCUT	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU   CU SN	Level-1-260C-UNLIM	-40 to 85	(7BDP, 7BDS, 7BDY)	Samples
PCA9306DCUTE4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	Samples
PCA9306DCUTG4	ACTIVE	VSSOP	DCU	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	7BDS	Samples
PCA9306DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAU   CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	(3M, 7F)	Samples
PCA9306YZTR	ACTIVE	DSBGA	YZT	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7F	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.





6-Dec-2019

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF PCA9306:

Automotive: PCA9306-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Jan-2019


# TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9306DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
PCA9306DCTT	SM8	DCT	8	250	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3
PCA9306DCUR	VSSOP	DCU	8	3000	180.0	9.0	2.05	3.3	1.0	4.0	8.0	Q3
PCA9306DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCURG4	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DCUTG4	VSSOP	DCU	8	250	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
PCA9306DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
PCA9306DQER	X2SON	DQE	8	5000	180.0	9.5	1.15	1.6	0.5	4.0	8.0	Q1
PCA9306YZTR	DSBGA	YZT	8	3000	180.0	8.4	1.02	2.02	0.75	4.0	8.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 11-Jan-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9306DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
PCA9306DCTT	SM8	DCT	8	250	182.0	182.0	20.0
PCA9306DCUR	VSSOP	DCU	8	3000	182.0	182.0	20.0
PCA9306DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
PCA9306DCURG4	VSSOP	DCU	8	3000	202.0	201.0	28.0
PCA9306DCUTG4	VSSOP	DCU	8	250	202.0	201.0	28.0
PCA9306DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
PCA9306DQER	X2SON	DQE	8	5000	184.0	184.0	19.0
PCA9306YZTR	DSBGA	YZT	8	3000	182.0	182.0	20.0



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
  C. SON (Small Outline No-Lead) package configuration.
  D. This package complies to JEDEC MO-287 variation X2EAF.



# DQE (R-PX2SON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over—printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



# DCT (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCT (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# YZT (R-XBGA-N8)

# DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated