


TB_SC_CC_STIM_V00

SCHEMATICS


- 00. HISTORY
- 01.CURRENT MIRROR
- 02.STEP_UP
- 03.STIM
- 04.PEAK DETECTION

REVISION HISTORY

	Title TB_SC_CC_STIM_V00		
	Size	Document Number	Rev
	Custom	HISTORY	V0.0
	Date: Tuesday, October 04, 2022 Sheet 0 of 4		

CURRENT MIRROR

CURRENT SOURCE




VDDH = 1~40V


I_REF = 0.5mA~200mA

I_CURRENT = 35uA ~ 1.3mA


CURRENT SOURCE INPUT_1



CURRENT SOURCE INPUT_2




Current mirror control




1. $V_{gs(th)} = 0.4 \sim 1V$ (최소 채널 형성 전압)
2. $R_{ds(on)} = 280 \sim 450m\Omega$, $V_{gs} = 4.5V$, $I_D = 0.2A$
3. I_D ($T_A = +25^\circ C$, $I_D = 2.0A$) $\rightarrow I_D = 1A$
4. $P = I_D^2 \cdot R_{ds} = 1.0 \cdot 1.0 \cdot 0.45 = 0.45W [MAX = 1.25W]$
5. $I_{DSS} = 1\mu A$, $V_{DS} = 12V$, $V_{GS} = 0V$
6. junction $25 + (2.0^2 \cdot 0.3 \cdot 100) = 145 < 150$ 도 (최대 T_j)



CURRENT SOURCE TO DRAIN



GATE TO DRAIN








STEP UP



Range

- VDC : 15Vdc ~ 50Vdc
- Function generator (STEP_UP_SWITCH)
- FPGA (STIM_CH_ON / STIM_REF_ON)

STIMULATOR



```
<Sat_region>
Vce <0.3V
Vbe=0.7V
Rs=200K (피부)
Ic = 30uA~1.3mA (LT3092 0.5mA~200mA)
Current limit(charge
balancing)=REF/CH DISCHARGE
```

PEAK DETECTION

