EPS FPGA

Generated by Doxygen 1.9.4

1 Hierarchical Index	1
1.1 Design Unit Hierarchy	1
2 Design Unit Index	3
2.1 Design Unit List	3
	_
3 File Index	5
3.1 File List	5
4 Design Unit Documentation	7
4.1 adc Entity Reference	7
4.1.1 Member Data Documentation	8
4.1.1.1 add_sub_sig	8
4.1.1.2 clk	9
4.1.1.3 gpio1	9
4.1.1.4 ieee	9
4.1.1.5 numeric_std	9
4.1.1.6 result_sig_out	9
4.1.1.7 std_logic_1164	9
4.2 adder Entity Reference	10
4.2.1 Member Data Documentation	11
4.2.1.1 add_sub	11
4.2.1.2 clock	11
4.2.1.3 dataa	11
4.2.1.4 datab	11
4.2.1.5 ieee	11
4.2.1.6 numeric_std	11
4.2.1.7 result	11
4.2.1.8 std_logic_1164	12
4.3 arch Architecture Reference	12
4.3.1 Member Function Documentation	12
4.3.1.1 rotator()	12
4.3.2 Member Data Documentation	13
4.3.2.1 adder	13
4.3.2.2 adder_inst	13
4.3.2.3 byte_arr	13
4.3.2.4 dataa_arr	13
4.3.2.5 result_sig	13
4.3.2.6 rotate	13
4.3.2.7 sel_sig	13
4.4 arch Architecture Reference	14
4.4.1 Member Function Documentation	14
4.4.1.1 artih()	14

4.4.2 Member Data Documentation	14
4.4.2.1 u_dataa	14
4.4.2.2 u_datab	14
4.4.2.3 u_result	15
4.5 arch Architecture Reference	15
4.5.1 Member Data Documentation	15
4.5.1.1 carryOver	15
4.5.1.2 comp1	15
4.5.1.3 comp2	16
4.5.1.4 fourBitComparator	16
4.6 arch Architecture Reference	16
4.6.1 Member Data Documentation	16
4.6.1.1 carryOver	16
4.6.1.2 comp1	17
4.6.1.3 comp2	17
4.6.1.4 eightBitComparator	17
4.7 DE0_CV_golden_top Entity Reference	17
4.7.1 Member Data Documentation	19
4.7.1.1 CLOCK2_50	19
4.7.1.2 GPIO_0	19
4.7.1.3 GPIO_1	19
4.7.1.4 ieee	19
4.7.1.5 KEY	19
4.7.1.6 LEDR	19
4.7.1.7 numeric_std	19
4.7.1.8 std_logic_1164	20
4.7.1.9 std_logic_unsigned	20
4.7.1.10 SW	20
4.8 eightBitComparator Entity Reference	20
4.8.1 Member Data Documentation	21
4.8.1.1 altera	21
4.8.1.2 altera_syn_attributes	22
4.8.1.3 exln	22
4.8.1.4 exOut	22
4.8.1.5 ieee	22
4.8.1.6 saveA	22
4.8.1.7 saveB	22
4.8.1.8 std_logic_1164	22
4.9 fourBitComparator Entity Reference	23
4.9.1 Member Data Documentation	24
4.9.1.1 A	24
4.9.1.2 altera	24

4.9.1.3 altera_syn_attributes	 24
4.9.1.4 B	 . 24
4.9.1.5 ieee	 24
4.9.1.6 ind	 24
4.9.1.7 std_logic_1164	 24
4.9.1.8 ud	 25
4.10 MPPT Entity Reference	 25
4.10.1 Member Data Documentation	 26
4.10.1.1 ADC_Curr_out	 27
4.10.1.2 ADC_Volt_out	 . 27
4.10.1.3 add_sub_sig	 27
4.10.1.4 ieee	 27
4.10.1.5 main_clk	 27
4.10.1.6 numeric_std	 . 27
4.10.1.7 PWM_out	 . 27
4.10.1.8 res_sig	 . 27
4.10.1.9 std_logic_1164	 28
4.11 MPPT Architecture Reference	 28
4.11.1 Member Function Documentation	 29
4.11.1.1 clockscaler()	 29
4.11.1.2 MPPT_algoritme()	 29
4.11.1.3 PWM_clockscaler()	 29
4.11.2 Member Data Documentation	 29
4.11.2.1 ADC	 29
4.11.2.2 adc_clk	 30
4.11.2.3 adc_curr	 30
4.11.2.4 adc_volt	 30
4.11.2.5 comp1	 30
4.11.2.6 comp_out	 30
4.11.2.7 duty_cycle	 30
4.11.2.8 MPPT_clk	 31
4.11.2.9 pwm_comp	 31
4.11.2.10 PWM_submodule	 . 31
4.11.2.11 result_sig	 . 31
4.11.2.12 result_sig_curr	 . 31
4.11.2.13 result_sig_old	 . 31
4.11.2.14 result_sig_volt	 32
4.11.2.15 sixteenBitComparator	 32
4.11.2.16 vej_h	 32
4.12 PWM Architecture Reference	 32
4.12.1 Member Function Documentation	 32
4.12.1.1 PWM_clockscaler_pro()	 . 33

4.12.1.2 PWM_signal()	33
4.12.2 Member Data Documentation	33
4.12.2.1 cnt	33
4.12.2.2 PWM_clockscaler	33
4.13 PWM_submodule Entity Reference	33
4.13.1 Member Data Documentation	34
4.13.1.1 clk	34
4.13.1.2 duty_cycle	34
4.13.1.3 ieee	34
4.13.1.4 numeric_std	34
4.13.1.5 pwm_out	35
4.13.1.6 std_logic_1164	35
4.14 sixteenBitComparator Entity Reference	35
4.14.1 Member Data Documentation	36
4.14.1.1 altera	36
4.14.1.2 altera_syn_attributes	37
4.14.1.3 exln16	37
4.14.1.4 exOut16	37
4.14.1.5 ieee	37
4.14.1.6 saveA16	37
4.14.1.7 saveB16	37
4.14.1.8 std_logic_1164	37
4.15 struct Architecture Reference	38
4.15.1 Member Data Documentation	38
4.15.1.1 tmp	38
4.16 top Architecture Reference	38
4.16.1 Member Data Documentation	38
4.16.1.1 eps_mppt1	39
4.16.1.2 MPPT	39
4.16.1.3 PWM_mes	39
5 File Documentation	41
5.1 ADC.vhd File Reference	
5.2 adder.vhd File Reference	
5.3 DE0_CV_golden_top.vhd File Reference	
5.4 eightBitComparator.vhd File Reference	
5.5 EPS-ADC.qsf File Reference	
5.5.1 Variable Documentation	
5.5.1.1 ACTIVE_SERIAL_CLOCK	
5.5.1.2 BOARD	
5.5.1.3 CRC_ERROR_OPEN_DRAIN	
5.5.1.4 CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION	
	٠.

5.5.1.5 DEVICE
5.5.1.6 EDA_GENERATE_FUNCTIONAL_NETLIST [1/4]
5.5.1.7 EDA_GENERATE_FUNCTIONAL_NETLIST [2/4] 51
5.5.1.8 EDA_GENERATE_FUNCTIONAL_NETLIST [3/4]
5.5.1.9 EDA_GENERATE_FUNCTIONAL_NETLIST [4/4]
5.5.1.10 EDA_OUTPUT_DATA_FORMAT
5.5.1.11 EDA_SIMULATION_TOOL
5.5.1.12 EDA_TIME_SCALE
5.5.1.13 FAMILY
5.5.1.14 FITTER_EFFORT
5.5.1.15 IO_STANDARD [1/206]
5.5.1.16 IO_STANDARD [2/206]
5.5.1.17 IO_STANDARD [3/206]
5.5.1.18 IO_STANDARD [4/206]
5.5.1.19 IO_STANDARD [5/206]
5.5.1.20 IO_STANDARD [6/206]
5.5.1.21 IO_STANDARD [7/206]
5.5.1.22 IO_STANDARD [8/206]
5.5.1.23 IO_STANDARD [9/206]
5.5.1.24 IO_STANDARD [10/206]
5.5.1.25 IO_STANDARD [11/206]
5.5.1.26 IO_STANDARD [12/206]
5.5.1.27 IO_STANDARD [13/206]
5.5.1.28 IO_STANDARD [14/206]
5.5.1.29 IO_STANDARD [15/206]
5.5.1.30 IO_STANDARD [16/206]
5.5.1.31 IO_STANDARD [17/206]
5.5.1.32 IO_STANDARD [18/206]
5.5.1.33 IO_STANDARD [19/206]
5.5.1.34 IO_STANDARD [20/206]
5.5.1.35 IO_STANDARD [21/206]
5.5.1.36 IO_STANDARD [22/206]
5.5.1.37 IO_STANDARD [23/206]
5.5.1.38 IO_STANDARD [24/206]
5.5.1.39 IO_STANDARD [25/206]
5.5.1.40 IO_STANDARD [26/206]
5.5.1.41 IO_STANDARD [27/206]
5.5.1.42 IO_STANDARD [28/206]
5.5.1.43 IO_STANDARD [29/206]
5.5.1.44 IO_STANDARD [30/206]
5.5.1.45 IO_STANDARD [31/206]
5.5.1.46 IO_STANDARD [32/206]

5.5.1.47 IO_STANDARD	[33/206]				 	 	 				 56
5.5.1.48 IO_STANDARD	[34/206]			 	 	 	 				 56
5.5.1.49 IO_STANDARD	[35/206]				 	 	 				 56
5.5.1.50 IO_STANDARD	[36/206]				 	 	 				 56
5.5.1.51 IO_STANDARD	[37/206]				 	 	 				 56
5.5.1.52 IO_STANDARD	[38/206]				 	 	 				 57
5.5.1.53 IO_STANDARD	[39/206]				 	 	 				 57
5.5.1.54 IO_STANDARD	[40/206]				 	 	 				 57
5.5.1.55 IO_STANDARD	[41/206]				 	 	 				 57
5.5.1.56 IO_STANDARD	[42/206]				 	 	 				 57
5.5.1.57 IO_STANDARD	[43/206]				 	 	 				 57
5.5.1.58 IO_STANDARD	[44/206]				 	 	 				 57
5.5.1.59 IO_STANDARD	[45/206]				 	 	 				 57
5.5.1.60 IO_STANDARD	[46/206]				 	 	 				 58
5.5.1.61 IO_STANDARD	[47/206]				 	 	 				 58
5.5.1.62 IO_STANDARD	[48/206]				 	 	 		•		 58
5.5.1.63 IO_STANDARD	[49/206]				 	 	 				 58
5.5.1.64 IO_STANDARD	[50/206]				 	 	 				 58
5.5.1.65 IO_STANDARD	[51/206]				 	 	 				 58
5.5.1.66 IO_STANDARD	[52/206]				 	 	 				 58
5.5.1.67 IO_STANDARD	[53/206]				 	 	 				 58
5.5.1.68 IO_STANDARD	[54/206]				 	 	 				 59
5.5.1.69 IO_STANDARD	[55/206]				 	 	 				 59
5.5.1.70 IO_STANDARD											59
5.5.1.71 IO_STANDARD											59
5.5.1.72 IO_STANDARD											59
5.5.1.73 IO_STANDARD											59
5.5.1.74 IO_STANDARD	[60/206]		 •		 	 	 		•		 59
5.5.1.75 IO_STANDARD	[61/206]				 	 	 				 59
5.5.1.76 IO_STANDARD											60
5.5.1.77 IO_STANDARD											60
5.5.1.78 IO_STANDARD											60
5.5.1.79 IO_STANDARD											60
5.5.1.80 IO_STANDARD											60
5.5.1.81 IO_STANDARD											60
5.5.1.82 IO_STANDARD											60
5.5.1.83 IO_STANDARD											60
5.5.1.84 IO_STANDARD											61
5.5.1.85 IO_STANDARD											61
5.5.1.86 IO_STANDARD											61
5.5.1.87 IO_STANDARD											61
5.5.1.88 IO_STANDARD	[74/206]			 	 	 	 				 61

5.5.1.89 IO_STANDARD [75/206]
5.5.1.90 IO_STANDARD [76/206]
5.5.1.91 IO_STANDARD [77/206]
5.5.1.92 IO_STANDARD [78/206]
5.5.1.93 IO_STANDARD [79/206]
5.5.1.94 IO_STANDARD [80/206]
5.5.1.95 IO_STANDARD [81/206]
5.5.1.96 IO_STANDARD [82/206]
5.5.1.97 IO_STANDARD [83/206]
5.5.1.98 IO_STANDARD [84/206]
5.5.1.99 IO_STANDARD [85/206]
5.5.1.100 IO_STANDARD [86/206]
5.5.1.101 IO_STANDARD [87/206]
5.5.1.102 IO_STANDARD [88/206]
5.5.1.103 IO_STANDARD [89/206]
5.5.1.104 IO_STANDARD [90/206]
5.5.1.105 IO_STANDARD [91/206]
5.5.1.106 IO_STANDARD [92/206]
5.5.1.107 IO_STANDARD [93/206]
5.5.1.108 IO_STANDARD [94/206]
5.5.1.109 IO_STANDARD [95/206]
5.5.1.110 IO_STANDARD [96/206]
5.5.1.111 IO_STANDARD [97/206]
5.5.1.112 IO_STANDARD [98/206]
5.5.1.113 IO_STANDARD [99/206]
5.5.1.114 IO_STANDARD [100/206]
5.5.1.115 IO_STANDARD [101/206]
5.5.1.116 IO_STANDARD [102/206]
5.5.1.117 IO_STANDARD [103/206]
5.5.1.118 IO_STANDARD [104/206]
5.5.1.119 IO_STANDARD [105/206]
5.5.1.120 IO_STANDARD [106/206]
5.5.1.121 IO_STANDARD [107/206]
5.5.1.122 IO_STANDARD [108/206]
5.5.1.123 IO_STANDARD [109/206]
5.5.1.124 IO_STANDARD [110/206]
5.5.1.125 IO_STANDARD [111/206]
5.5.1.126 IO_STANDARD [112/206]
5.5.1.127 IO_STANDARD [113/206]
5.5.1.128 IO_STANDARD [114/206]
5.5.1.129 IO_STANDARD [115/206]
5.5.1.130 IO_STANDARD [116/206]

5.5.1.131 IO_STANDARD [117/206]	 66
5.5.1.132 IO_STANDARD [118/206]	 67
5.5.1.133 IO_STANDARD [119/206]	 67
5.5.1.134 IO_STANDARD [120/206]	 67
5.5.1.135 IO_STANDARD [121/206]	 67
5.5.1.136 IO_STANDARD [122/206]	 67
5.5.1.137 IO_STANDARD [123/206]	 67
5.5.1.138 IO_STANDARD [124/206]	 67
5.5.1.139 IO_STANDARD [125/206]	 67
5.5.1.140 IO_STANDARD [126/206]	 68
5.5.1.141 IO_STANDARD [127/206]	 68
5.5.1.142 IO_STANDARD [128/206]	 68
5.5.1.143 IO_STANDARD [129/206]	 68
5.5.1.144 IO_STANDARD [130/206]	 68
5.5.1.145 IO_STANDARD [131/206]	 68
5.5.1.146 IO_STANDARD [132/206]	 68
5.5.1.147 IO_STANDARD [133/206]	 68
5.5.1.148 IO_STANDARD [134/206]	 69
5.5.1.149 IO_STANDARD [135/206]	 69
5.5.1.150 IO_STANDARD [136/206]	 69
5.5.1.151 IO_STANDARD [137/206]	 69
5.5.1.152 IO_STANDARD [138/206]	 69
5.5.1.153 IO_STANDARD [139/206]	 69
5.5.1.154 IO_STANDARD [140/206]	 69
5.5.1.155 IO_STANDARD [141/206]	 69
5.5.1.156 IO_STANDARD [142/206]	 70
5.5.1.157 IO_STANDARD [143/206]	 70
5.5.1.158 IO_STANDARD [144/206]	 70
5.5.1.159 IO_STANDARD [145/206]	 70
5.5.1.160 IO_STANDARD [146/206]	 70
5.5.1.161 IO_STANDARD [147/206]	 70
5.5.1.162 IO_STANDARD [148/206]	 70
5.5.1.163 IO_STANDARD [149/206]	 70
5.5.1.164 IO_STANDARD [150/206]	 71
5.5.1.165 IO_STANDARD [151/206]	 71
5.5.1.166 IO_STANDARD [152/206]	 71
5.5.1.167 IO_STANDARD [153/206]	 71
5.5.1.168 IO_STANDARD [154/206]	 71
5.5.1.169 IO_STANDARD [155/206]	 71
5.5.1.170 IO_STANDARD [156/206]	 71
5.5.1.171 IO_STANDARD [157/206]	 71
5.5.1.172 IO STANDARD [158/206]	 72

5.5.1.1/3 IO_STANDARD [159/206]	 /2
5.5.1.174 IO_STANDARD [160/206]	 72
5.5.1.175 IO_STANDARD [161/206]	 72
5.5.1.176 IO_STANDARD [162/206]	 72
5.5.1.177 IO_STANDARD [163/206]	 72
5.5.1.178 IO_STANDARD [164/206]	 72
5.5.1.179 IO_STANDARD [165/206]	 72
5.5.1.180 IO_STANDARD [166/206]	 73
5.5.1.181 IO_STANDARD [167/206]	 73
5.5.1.182 IO_STANDARD [168/206]	 73
5.5.1.183 IO_STANDARD [169/206]	 73
5.5.1.184 IO_STANDARD [170/206]	 73
5.5.1.185 IO_STANDARD [171/206]	 73
5.5.1.186 IO_STANDARD [172/206]	 73
5.5.1.187 IO_STANDARD [173/206]	 73
5.5.1.188 IO_STANDARD [174/206]	 74
5.5.1.189 IO_STANDARD [175/206]	 74
5.5.1.190 IO_STANDARD [176/206]	 74
5.5.1.191 IO_STANDARD [177/206]	 74
5.5.1.192 IO_STANDARD [178/206]	 74
5.5.1.193 IO_STANDARD [179/206]	 74
5.5.1.194 IO_STANDARD [180/206]	 74
5.5.1.195 IO_STANDARD [181/206]	 74
5.5.1.196 IO_STANDARD [182/206]	 75
5.5.1.197 IO_STANDARD [183/206]	 75
5.5.1.198 IO_STANDARD [184/206]	 75
5.5.1.199 IO_STANDARD [185/206]	 75
5.5.1.200 IO_STANDARD [186/206]	75
5.5.1.201 IO_STANDARD [187/206]	75
5.5.1.202 IO_STANDARD [188/206]	75
5.5.1.203 IO_STANDARD [189/206]	 75
5.5.1.204 IO_STANDARD [190/206]	 76
5.5.1.205 IO_STANDARD [191/206]	 76
5.5.1.206 IO_STANDARD [192/206]	 76
5.5.1.207 IO_STANDARD [193/206]	 76
5.5.1.208 IO_STANDARD [194/206]	 76
5.5.1.209 IO_STANDARD [195/206]	 76
5.5.1.210 IO_STANDARD [196/206]	 76
5.5.1.211 IO_STANDARD [197/206]	 76
5.5.1.212 IO_STANDARD [198/206]	 77
5.5.1.213 IO_STANDARD [199/206]	 77
5.5.1.214 IO STANDARD (200/2061	77

5.5.1.215 IO_STANDARD [201/206]
5.5.1.216 IO_STANDARD [202/206]
5.5.1.217 IO_STANDARD [203/206]
5.5.1.218 IO_STANDARD [204/206]
5.5.1.219 IO_STANDARD [205/206]
5.5.1.220 IO_STANDARD [206/206]
5.5.1.221 LAST_QUARTUS_VERSION
5.5.1.222 MAX_CORE_JUNCTION_TEMP
5.5.1.223 MIN_CORE_JUNCTION_TEMP
5.5.1.224 OPTIMIZATION_TECHNIQUE
5.5.1.225 OPTIMIZE_HOLD_TIMING
5.5.1.226 OPTIMIZE_MULTI_CORNER_TIMING
5.5.1.227 ORIGINAL_QUARTUS_VERSION
5.5.1.228 OUTPUT_IO_TIMING_FAR_END_VMEAS [1/2]
5.5.1.229 OUTPUT_IO_TIMING_FAR_END_VMEAS [2/2]
5.5.1.230 OUTPUT_IO_TIMING_NEAR_END_VMEAS [1/2]
5.5.1.231 OUTPUT_IO_TIMING_NEAR_END_VMEAS [2/2]
5.5.1.232 PARTITION_COLOR
5.5.1.233 PARTITION_FITTER_PRESERVATION_LEVEL
5.5.1.234 PARTITION_HIERARCHY
5.5.1.235 PARTITION_NETLIST_TYPE
5.5.1.236 PIN_A12
5.5.1.237 PIN_A13
5.5.1.238 PIN_A14
5.5.1.239 PIN_A15
5.5.1.240 PIN_A5
5.5.1.241 PIN_A7
5.5.1.242 PIN_A8
5.5.1.243 PIN_A9
5.5.1.244 PIN_AA10
5.5.1.245 PIN_AA12
5.5.1.246 PIN_AA13
5.5.1.247 PIN_AA14
5.5.1.248 PIN_AA15
5.5.1.249 PIN_AA17
5.5.1.250 PIN_AA18
5.5.1.251 PIN_AA19
5.5.1.252 PIN_AA1
5.5.1.253 PIN_AA20
5.5.1.254 PIN_AA22
5.5.1.255 PIN_AA2
5.5.1.256 PIN_AA7

5.5.1.257 PIN_AA8
5.5.1.258 PIN_AA9
5.5.1.259 PIN_AB10
5.5.1.260 PIN_AB11
5.5.1.261 PIN_AB12
5.5.1.262 PIN_AB13
5.5.1.263 PIN_AB15
5.5.1.264 PIN_AB17
5.5.1.265 PIN_AB18
5.5.1.266 PIN_AB20
5.5.1.267 PIN_AB21
5.5.1.268 PIN_AB22
5.5.1.269 PIN_AB5
5.5.1.270 PIN_AB6
5.5.1.271 PIN_AB7
5.5.1.272 PIN_AB8
5.5.1.273 PIN_B10
5.5.1.274 PIN_B11
5.5.1.275 PIN_B12
5.5.1.276 PIN_B13
5.5.1.277 PIN_B15
5.5.1.278 PIN_B16
5.5.1.279 PIN_B6
5.5.1.280 PIN_B7
5.5.1.281 PIN_C11
5.5.1.282 PIN_C13
5.5.1.283 PIN_C15
5.5.1.284 PIN_C16
5.5.1.285 PIN_C1
5.5.1.286 PIN_C2
5.5.1.287 PIN_C9
5.5.1.288 PIN_D12
5.5.1.289 PIN_D13
5.5.1.290 PIN_D17
5.5.1.291 PIN_D3
5.5.1.292 PIN_E10
5.5.1.293 PIN_E12
5.5.1.294 PIN_E14
5.5.1.295 PIN_E15
5.5.1.296 PIN_E16
5.5.1.297 PIN_E2
5.5.1.298 PIN_F12

5.5.1.299 PIN_F13	7
5.5.1.300 PIN_F14	8
5.5.1.301 PIN_F15	8
5.5.1.302 PIN_G11	8
5.5.1.303 PIN_G12	8
5.5.1.304 PIN_G13	8
5.5.1.305 PIN_G15	8
5.5.1.306 PIN_G16	8
5.5.1.307 PIN_G17	8
5.5.1.308 PIN_G18	9
5.5.1.309 PIN_G1	9
5.5.1.310 PIN_G2	9
5.5.1.311 PIN_G8	9
5.5.1.312 PIN_H10	9
5.5.1.313 PIN_H11	9
5.5.1.314 PIN_H13	9
5.5.1.315 PIN_H14	9
5.5.1.316 PIN_H15	0
5.5.1.317 PIN_H16	0
5.5.1.318 PIN_H18	0
5.5.1.319 PIN_H8	0
5.5.1.320 PIN_J11	0
5.5.1.321 PIN_J13	0
5.5.1.322 PIN_J17	0
5.5.1.323 PIN_J18	0
5.5.1.324 PIN_J19	1
5.5.1.325 PIN_J7	1
5.5.1.326 PIN_J8	1
5.5.1.327 PIN_K16	1
5.5.1.328 PIN_K17	1
5.5.1.329 PIN_K19	1
5.5.1.330 PIN_K20	1
5.5.1.331 PIN_K21	1
5.5.1.332 PIN_K22	2
5.5.1.333 PIN_K7	2
5.5.1.334 PIN_K9	2
5.5.1.335 PIN_L17	2
5.5.1.336 PIN_L18	2
5.5.1.337 PIN_L19	2
5.5.1.338 PIN_L1	2
5.5.1.339 PIN_L22	2
5.5.1.340 PIN_L2	3

5.5.1.341 PIN_L7	3
5.5.1.342 PIN_L8	3
5.5.1.343 PIN_M16	3
5.5.1.344 PIN_M18	3
5.5.1.345 PIN_M20	3
5.5.1.346 PIN_M21	3
5.5.1.347 PIN_M22	3
5.5.1.348 PIN_M6	4
5.5.1.349 PIN_M7	4
5.5.1.350 PIN_M8	4
5.5.1.351 PIN_M9	4
5.5.1.352 PIN_N16	4
5.5.1.353 PIN_N19	4
5.5.1.354 PIN_N1	4
5.5.1.355 PIN_N20	4
5.5.1.356 PIN_N21	5
5.5.1.357 PIN_N2	5
5.5.1.358 PIN_N6	5
5.5.1.359 PIN_N8	5
5.5.1.360 PIN_N9	5
5.5.1.361 PIN_P12	5
5.5.1.362 PIN_P14	5
5.5.1.363 PIN_P16	5
5.5.1.364 PIN_P17	6
5.5.1.365 PIN_P18	6
——————————————————————————————————————	6
5.5.1.367 PIN_P22	6
5.5.1.368 PIN_P6	6
5.5.1.369 PIN_P7	6
5.5.1.370 PIN_P8	6
5.5.1.371 PIN_P9	6
	7
_	7
5.5.1.374 PIN_R12	7
5.5.1.375 PIN_R15	7
-	7
-	7
5.5.1.378 PIN_R21	7
	7
	8
-	8
5.5.1.382 PIN B7	8

5.5.1.383 PIN_R9
5.5.1.384 PIN_T10
5.5.1.385 PIN_T12
5.5.1.386 PIN_T13
5.5.1.387 PIN_T14
5.5.1.388 PIN_T15
5.5.1.389 PIN_T17
5.5.1.390 PIN_T18
5.5.1.391 PIN_T19
5.5.1.392 PIN_T20
5.5.1.393 PIN_T22
5.5.1.394 PIN_T7
5.5.1.395 PIN_T8
5.5.1.396 PIN_T9
5.5.1.397 PIN_U10
5.5.1.398 PIN_U11
5.5.1.399 PIN_U12
5.5.1.400 PIN_U13
5.5.1.401 PIN_U15
5.5.1.402 PIN_U16
5.5.1.403 PIN_U17
5.5.1.404 PIN_U1
5.5.1.405 PIN_U20
5.5.1.406 PIN_U21
5.5.1.407 PIN_U22
5.5.1.408 PIN_U2
5.5.1.409 PIN_U6
5.5.1.410 PIN_U7
5.5.1.411 PIN_U8
5.5.1.412 PIN_V10
5.5.1.413 PIN_V13
5.5.1.414 PIN_V14
5.5.1.415 PIN_V15
5.5.1.416 PIN_V16
5.5.1.417 PIN_V18
5.5.1.418 PIN_V19
5.5.1.419 PIN_V20
5.5.1.420 PIN_V21
5.5.1.421 PIN_V6
5.5.1.422 PIN_V9
5.5.1.423 PIN_W16
5.5.1.424 PIN_W19

5.5.1.425 PIN_W21
5.5.1.426 PIN_W22
5.5.1.427 PIN_W2
5.5.1.428 PIN_W8
5.5.1.429 PIN_W9
5.5.1.430 PIN_Y10
5.5.1.431 PIN_Y11
5.5.1.432 PIN_Y14
5.5.1.433 PIN_Y15
5.5.1.434 PIN_Y16
5.5.1.435 PIN_Y17
5.5.1.436 PIN_Y19
5.5.1.437 PIN_Y20
5.5.1.438 PIN_Y21
5.5.1.439 PIN_Y22
5.5.1.440 PIN_Y3
5.5.1.441 PIN_Y9
5.5.1.442 POWER_BOARD_THERMAL_MODEL
5.5.1.443 POWER_PRESET_COOLING_SOLUTION
5.5.1.444 PROJECT_CREATION_TIME_DATE
5.5.1.445 PROJECT_OUTPUT_DIRECTORY
5.5.1.446 QIP_FILE
5.5.1.447 STRATIX_DEVICE_IO_STANDARD
5.5.1.448 STRATIXII_CONFIGURATION_DEVICE
5.5.1.449 STRATIXV_CONFIGURATION_SCHEME
5.5.1.450 SYNTH_TIMING_DRIVEN_SYNTHESIS
5.5.1.451 TOP_LEVEL_ENTITY
5.5.1.452 USE_CONFIGURATION_DEVICE
5.5.1.453 VHDL_FILE [1/8]
5.5.1.454 VHDL_FILE [2/8]
5.5.1.455 VHDL_FILE [3/8]
5.5.1.456 VHDL_FILE [4/8]
5.5.1.457 VHDL_FILE [5/8]
5.5.1.458 VHDL_FILE [6/8]
5.5.1.459 VHDL_FILE [7/8]
5.5.1.460 VHDL_FILE [8/8]
5.5.1.461 VHDL_INPUT_VERSION
5.5.1.462 VHDL_SHOW_LMF_MAPPING_MESSAGES
5.6 fourBitComparator.vhd File Reference
5.7 MPPT.vhd File Reference
5.8 PWM_submodule.vhd File Reference
5.9 sixteenBitComparator.vhd File Reference

Index 109

Hierarchical Index

1.1 Design Unit Hierarchy

Here is a hierarchical list of all entities:

DE0_CV_golden_top	. 17
MPPT	25
adc	7
adder	10
PWM_submodule	33
sixteenBitComparator	35
eightBitComparator	20
fourBitComparator	23

2 Hierarchical Index

Design Unit Index

2.1 Design Unit List

Here is a list of all design unit members with links to the Entities they belong to:

entity adc	
entity adder	10
architecture arch	12
architecture arch	14
architecture arch	15
architecture arch	16
entity DE0_CV_golden_top	17
entity eightBitComparator	20
entity fourBitComparator	
entity MPPT	25
architecture MPPT	28
architecture PWM	32
entity PWM_submodule	33
entity sixteenBitComparator	35
architecture struct	38
architecture top	38

Design Unit Index

File Index

3.1 File List

Here is a list of all files with brief descriptions:


ADC.vhd		 													 				41
adder.vhd		 													 				41
DE0_CV_golden_top.vhd		 													 				41
eightBitComparator.vhd .		 													 				4
EPS-ADC.qsf		 													 				42
fourBitComparator.vhd .		 													 				108
MPPT.vhd		 													 				108
PWM_submodule.vhd .		 													 				108
sixteenBitComparator.vhd		 													 				108

6 File Index


Design Unit Documentation

4.1 adc Entity Reference

Inheritance diagram for adc:



Collaboration diagram for adc:



Entities

· arch architecture

Libraries

• ieee

Use Clauses

- std_logic_1164
- numeric_std

Ports

- clk in std_logic
- gpio1 out std_logic_vector(35 downto 0)
- result_sig_out out std_logic_vector(7 downto 0)
- add_sub_sig in std_logic

4.1.1 Member Data Documentation

4.1.1.1 add_sub_sig

```
add_sub_sig in std_logic [Port]
```

4.1.1.2 clk

```
clk in std_logic [Port]
```

4.1.1.3 gpio1

```
gpio1 out std_logic_vector( 35 downto 0 ) [Port]
```

4.1.1.4 ieee

```
ieee [Library]
```

4.1.1.5 numeric_std

```
numeric_std [use clause]
```

4.1.1.6 result_sig_out

```
result_sig_out out std_logic_vector( 7 downto 0 ) [Port]
```

4.1.1.7 std_logic_1164


```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:

ADC.vhd

4.2 adder Entity Reference

Inheritance diagram for adder:



Entities

• arch architecture

Libraries

• ieee

Use Clauses

- std_logic_1164
- numeric_std

Ports

- clock in std_logic
- add_sub in std_logic
- dataa in std_logic_vector(7 downto 0)
- datab in std_logic_vector(7 downto 0)
- result out std_logic_vector(7 downto 0)

4.2.1 Member Data Documentation

```
4.2.1.1 add_sub
add_sub in std_logic [Port]
4.2.1.2 clock
clock in std_logic [Port]
4.2.1.3 dataa
dataa in std_logic_vector( 7 downto 0 ) [Port]
4.2.1.4 datab
datab in std_logic_vector( 7 downto 0 ) [Port]
4.2.1.5 ieee
ieee [Library]
4.2.1.6 numeric_std
numeric_std [use clause]
4.2.1.7 result
result out std_logic_vector( 7 downto 0 ) [Port]
```

4.2.1.8 std_logic_1164

```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:

· adder.vhd

4.3 arch Architecture Reference

 ${\bf Architecture}>> {\bf arch}$

Processes

• rotator(clk)

Components

adder

Types

• byte_arr (7 downto 0)std_logic_vector(7 downto 0)

Signals

- dataa_arr byte_arr
- rotate std_logic_vector(7 downto 0):=" 100000000 "
- sel_sig std_logic_vector(2 downto 0)
- result_sig std_logic_vector(7 downto 0)

Instantiations

• adder_inst adder

4.3.1 Member Function Documentation

4.3.1.1 rotator()

```
rotator(
clk ) [Process]
```

4.3.2 Member Data Documentation

```
4.3.2.1 adder
adder [Component]
4.3.2.2 adder_inst
adder_inst adder [Instantiation]
4.3.2.3 byte_arr
byte_arr ( 7 downto 0 )std_logic_vector( 7 downto 0 ) [Type]
4.3.2.4 dataa_arr
dataa_arr byte_arr [Signal]
4.3.2.5 result_sig
result_sig std_logic_vector( 7 downto 0 ) [Signal]
4.3.2.6 rotate
rotate std_logic_vector( 7 downto 0 ):=" 10000000 " [Signal]
4.3.2.7 sel_sig
sel_sig std_logic_vector( 2 downto 0 ) [Signal]
```

The documentation for this design unit was generated from the following file:

• ADC.vhd

4.4 arch Architecture Reference

Architecture >> arch

Processes

• artih(all)

Signals

```
• u_dataa unsigned( 7 downto 0 ):=unsigned(dataa )
```

- u_datab unsigned(7 downto 0):=unsigned(datab)
- u_result unsigned(7 downto 0)

4.4.1 Member Function Documentation

4.4.1.1 artih()

```
artih(
    all ) [Process]
```

4.4.2 Member Data Documentation

4.4.2.1 u_dataa

```
u_dataa unsigned( 7 downto 0 ):=unsigned(dataa ) [Signal]
```

4.4.2.2 u_datab

```
u_datab unsigned( 7 downto 0 ):=unsigned(datab ) [Signal]
```

4.4.2.3 u_result

```
u_result unsigned( 7 downto 0 ) [Signal]
```

The documentation for this design unit was generated from the following file:

· adder.vhd

4.5 arch Architecture Reference

Architecture >> arch

Components

fourBitComparator

Signals

carryOver std_logic_vector(2 downto 0)

Instantiations

- comp1 fourBitComparator
- comp2 fourBitComparator

4.5.1 Member Data Documentation

4.5.1.1 carryOver

```
carryOver std_logic_vector( 2 downto 0 ) [Signal]
```

4.5.1.2 comp1

```
comp1 fourBitComparator [Instantiation]
```

4.5.1.3 comp2

```
comp2 fourBitComparator [Instantiation]
```

4.5.1.4 fourBitComparator

```
fourBitComparator [Component]
```

The documentation for this design unit was generated from the following file:

· eightBitComparator.vhd

4.6 arch Architecture Reference

Architecture >> arch

Components

eightBitComparator

Signals

• carryOver std_logic_vector(2 downto 0)

Instantiations

- comp1 eightBitComparator
- comp2 eightBitComparator

4.6.1 Member Data Documentation

4.6.1.1 carryOver

```
carryOver std_logic_vector( 2 downto 0 ) [Signal]
```

4.6.1.2 comp1

```
comp1 eightBitComparator [Instantiation]
```

4.6.1.3 comp2

```
comp2 eightBitComparator [Instantiation]
```

4.6.1.4 eightBitComparator


```
eightBitComparator [Component]
```

The documentation for this design unit was generated from the following file:


· sixteenBitComparator.vhd

4.7 DE0_CV_golden_top Entity Reference

Inheritance diagram for DE0_CV_golden_top:



Collaboration diagram for DE0_CV_golden_top:



Entities

• top architecture

Libraries

• ieee

Use Clauses

- std_logic_1164
- numeric_std
- std_logic_unsigned

Ports

- CLOCK2_50 in std_logic
- GPIO_0 in std_logic_vector(35 downto 0)
- GPIO_1 out std_logic_vector(35 downto 0)
- KEY in std_logic_vector(3 downto 0)
- LEDR out std_logic_vector(9 downto 0)
- SW in std_logic_vector(9 downto 0)

4.7.1 Member Data Documentation

```
4.7.1.1 CLOCK2_50
CLOCK2_50 in std_logic [Port]
4.7.1.2 GPIO_0
GPIO_0 in std_logic_vector( 35 downto 0 ) [Port]
4.7.1.3 GPIO_1
GPIO_1 out std_logic_vector( 35 downto 0 ) [Port]
4.7.1.4 ieee
ieee [Library]
4.7.1.5 KEY
KEY in std_logic_vector( 3 downto 0 ) [Port]
4.7.1.6 LEDR
LEDR out std_logic_vector( 9 downto 0 ) [Port]
4.7.1.7 numeric_std
numeric_std [use clause]
```

4.7.1.8 std_logic_1164

```
std_logic_1164 [use clause]
```

4.7.1.9 std_logic_unsigned

```
std_logic_unsigned [use clause]
```

4.7.1.10 SW


```
SW in std_logic_vector( 9 downto 0 ) [Port]
```

The documentation for this design unit was generated from the following file:


• DE0_CV_golden_top.vhd

4.8 eightBitComparator Entity Reference

Inheritance diagram for eightBitComparator:



Collaboration diagram for eightBitComparator:



Entities

· arch architecture

Libraries

- ieee
- altera

Use Clauses

- std_logic_1164
- altera_syn_attributes

Ports

- saveA in std_logic_vector(7 downto 0)
- saveB in std_logic_vector(7 downto 0)
- exln in std_logic_vector(2 downto 0)
- exOut out std_logic_vector(2 downto 0)

4.8.1 Member Data Documentation

4.8.1.1 altera

altera [Library]

4.8.1.2 altera_syn_attributes

```
altera_syn_attributes [use clause]
```

4.8.1.3 exIn

```
exIn in std_logic_vector( 2 downto 0 ) [Port]
```

4.8.1.4 exOut

```
exOut out std_logic_vector( 2 downto 0 ) [Port]
```

4.8.1.5 ieee

```
ieee [Library]
```

4.8.1.6 saveA

```
saveA in std_logic_vector( 7 downto 0 ) [Port]
```

4.8.1.7 saveB

```
saveB in std_logic_vector( 7 downto 0 ) [Port]
```

4.8.1.8 std_logic_1164


```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:

• eightBitComparator.vhd

4.9 fourBitComparator Entity Reference

Inheritance diagram for fourBitComparator:



Entities

• struct architecture

Libraries

- ieee
- altera

Use Clauses

- std_logic_1164
- altera_syn_attributes

Ports

- A in std_logic_vector(3 downto 0)
- B in std_logic_vector(3 downto 0)
- ind in std_logic_vector(2 downto 0)
- ud out std_logic_vector(2 downto 0)

4.9.1 Member Data Documentation

```
4.9.1.1 A
A in std_logic_vector( 3 downto 0 ) [Port]
4.9.1.2 altera
altera [Library]
4.9.1.3 altera_syn_attributes
altera_syn_attributes [use clause]
4.9.1.4 B
B in std_logic_vector( 3 downto 0 ) [Port]
4.9.1.5 ieee
ieee [Library]
4.9.1.6 ind
ind in std_logic_vector( 2 downto 0 ) [Port]
4.9.1.7 std_logic_1164
std_logic_1164 [use clause]
```

4.9.1.8 ud


```
ud out std_logic_vector( 2 downto 0 ) [Port]
```

The documentation for this design unit was generated from the following file:


• fourBitComparator.vhd

4.10 MPPT Entity Reference

Inheritance diagram for MPPT:



Collaboration diagram for MPPT:



Entities

• MPPT architecture

Libraries

• ieee

Use Clauses

- std_logic_1164
- numeric_std

Ports

- ADC_Volt_out out std_logic_vector(7 downto 0)
- ADC_Curr_out out std_logic_vector(7 downto 0)
- add_sub_sig in std_logic_vector(1 downto 0)
- main_clk in std_logic
- PWM out out std logic
- res_sig out std_logic_vector(7 downto 0)

4.10.1 Member Data Documentation

4.10.1.1 ADC_Curr_out

```
ADC_Curr_out out std_logic_vector( 7 downto 0 ) [Port]
```

4.10.1.2 ADC_Volt_out

```
ADC_Volt_out out std_logic_vector( 7 downto 0 ) [Port]
```

4.10.1.3 add_sub_sig

```
add_sub_sig in std_logic_vector( 1 downto 0 ) [Port]
```

4.10.1.4 ieee

```
ieee [Library]
```

4.10.1.5 main_clk

```
main_clk in std_logic [Port]
```

4.10.1.6 numeric_std

```
numeric_std [use clause]
```

4.10.1.7 PWM_out

```
PWM_out out std_logic [Port]
```

4.10.1.8 res_sig

4.10.1.9 std_logic_1164

```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:

MPPT.vhd

4.11 MPPT Architecture Reference

Architecture >> MPPT

Processes

· clockscaler(all)

Clockscaler: downscale fra main-clk til ADC, for at comparator modulet kan følge med.

- PWM_clockscaler(all)
- MPPT_algoritme(all)

Ganger resultaterne fra de to adc sammen til en repræsentation af effekten.

Components

• ADC

Herefter opstilles alle submodulerne.

- sixteenBitComparator
- · PWM submodule

Signals

```
• adc_clk unsigned( 15 downto 0 )
```

Signal til at downscale main clock.

result_sig_volt std_logic_vector(7 downto 0)

Vector til at gemme resultatet fra ADC.

result_sig_curr std_logic_vector(7 downto 0)

Vector til at gemme resultatet fra ADC.

result_sig std_logic_vector(15 downto 0)

Vector til at gemme resultatet fra ADC.

vej_h std_logic

Værdi, som holder styr på hvilken vej algorithmen lige har gået.

result_sig_old std_logic_vector(15 downto 0):=(others=>' 0 ')

Den forrige værdi for effekten.

duty cycle unsigned(6 downto 0):=(others=>' 0 ')

Duty cycle som går ned i PWM sub modulet.

comp_out std_logic_vector(2 downto 0)

Outputs fra sixteenbit comparatoren.

MPPT_clk unsigned(2 downto 0):=" 100 "

Clock for PWM signal.

Instantiations

• adc_volt adc

Her kaldes alle instances af submodulerne.

• adc curr adc

ADC til måling af volt over shuntmodstand, hvilket er afhængig af strømmen igennem mondstanden.

pwm_comp PWM_submodule

PWM generator til buck/boost conveteren.

comp1 sixteenBitComparator

Sixteenbitcomparator til at compare effekten fra solcellerne.

4.11.1 Member Function Documentation

4.11.1.1 clockscaler()

```
clockscaler (
          all )
```

Clockscaler: downscale fra main-clk til ADC, for at comparator modulet kan følge med.

4.11.1.2 MPPT_algoritme()

Ganger resultaterne fra de to adc sammen til en repræsentation af effekten.

4.11.1.3 PWM_clockscaler()

4.11.2 Member Data Documentation

4.11.2.1 ADC

```
ADC [Component]
```

Herefter opstilles alle submodulerne.

4.11.2.2 adc_clk

```
adc_clk unsigned( 15 downto 0 ) [Signal]
```

Signal til at downscale main clock.

4.11.2.3 adc_curr

```
adc_curr adc [Instantiation]
```

ADC til måling af volt over shuntmodstand, hvilket er afhængig af strømmen igennem mondstanden.

4.11.2.4 adc_volt

```
adc_volt adc [Instantiation]
```

Her kaldes alle instances af submodulerne.

ADC til måling af volt over solcellerne.

4.11.2.5 comp1

```
comp1 sixteenBitComparator [Instantiation]
```

Sixteenbitcomparator til at compare effekten fra solcellerne.

4.11.2.6 comp_out

```
comp_out std_logic_vector( 2 downto 0 ) [Signal]
```

Outputs fra sixteenbit comparatoren.

4.11.2.7 duty_cycle

```
duty_cycle unsigned( 6 downto 0 ):=(others=>' 0 ') [Signal]
```

Duty cycle som går ned i PWM sub modulet.

4.11.2.8 MPPT_clk

```
MPPT_clk unsigned( 2 downto 0 ):=" 100 " [Signal]
```

Clock for PWM signal.

4.11.2.9 pwm_comp

```
pwm_comp PWM_submodule [Instantiation]
```

PWM generator til buck/boost conveteren.

4.11.2.10 PWM_submodule

```
PWM_submodule [Component]
```

4.11.2.11 result_sig

```
result_sig std_logic_vector( 15 downto 0 ) [Signal]
```

Vector til at gemme resultatet fra ADC.

4.11.2.12 result_sig_curr

```
result_sig_curr std_logic_vector( 7 downto 0 ) [Signal]
```

Vector til at gemme resultatet fra ADC.

4.11.2.13 result_sig_old

```
result_sig_old std_logic_vector( 15 downto 0 ):=(others=>' 0 ') [Signal]
```

Den forrige værdi for effekten.

4.11.2.14 result_sig_volt

```
result_sig_volt std_logic_vector( 7 downto 0 ) [Signal]
```

Vector til at gemme resultatet fra ADC.

4.11.2.15 sixteenBitComparator

```
sixteenBitComparator [Component]
```

4.11.2.16 vej_h

```
vej_h std_logic [Signal]
```

Værdi, som holder styr på hvilken vej algorithmen lige har gået.

The documentation for this design unit was generated from the following file:

• MPPT.vhd

4.12 PWM Architecture Reference

 $\textbf{Architecture} >> \underline{\textbf{PWM}}$

Processes

- PWM_clockscaler_pro(clk)
- PWM_signal(PWM_clockscaler (2))

Signals

- cnt unsigned(6 downto 0)
- PWM_clockscaler unsigned(2 downto 0)

4.12.1 Member Function Documentation

4.12.1.1 PWM_clockscaler_pro()

4.12.1.2 PWM_signal()

4.12.2 Member Data Documentation

4.12.2.1 cnt

```
cnt unsigned( 6 downto 0 ) [Signal]
```

4.12.2.2 PWM_clockscaler


```
PWM_clockscaler unsigned( 2 downto 0 ) [Signal]
```

The documentation for this design unit was generated from the following file:

• PWM_submodule.vhd

4.13 PWM_submodule Entity Reference

Inheritance diagram for PWM_submodule:



Entities

• PWM architecture

Libraries

ieee

Use Clauses

- std_logic_1164
- numeric_std

Ports

- pwm_out out std_logic
- duty_cycle in std_logic_vector(6 downto 0)
- clk in std_logic

4.13.1 Member Data Documentation

4.13.1.1 clk

```
clk in std_logic [Port]
```

4.13.1.2 duty_cycle

```
duty_cycle in std_logic_vector( 6 downto 0 ) [Port]
```

4.13.1.3 ieee

```
ieee [Library]
```

4.13.1.4 numeric_std

```
numeric_std [use clause]
```

4.13.1.5 pwm_out

```
pwm_out out std_logic [Port]
```

4.13.1.6 std_logic_1164


```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:


• PWM_submodule.vhd

4.14 sixteenBitComparator Entity Reference

Inheritance diagram for sixteenBitComparator:



Collaboration diagram for sixteenBitComparator:



Entities

· arch architecture

Libraries

- ieeealtera
- **Use Clauses**
 - std_logic_1164
 - altera_syn_attributes

Ports

- saveA16 in std_logic_vector(15 downto 0)
- saveB16 in std_logic_vector(15 downto 0)
- exln16 in std_logic_vector(2 downto 0)
- exOut16 out std_logic_vector(2 downto 0)

4.14.1 Member Data Documentation

4.14.1.1 altera

altera [Library]

4.14.1.2 altera_syn_attributes

```
altera_syn_attributes [use clause]
```

4.14.1.3 exln16

```
exIn16 in std_logic_vector( 2 downto 0 ) [Port]
```

4.14.1.4 exOut16

```
exOut16 out std_logic_vector( 2 downto 0 ) [Port]
```

4.14.1.5 ieee

```
ieee [Library]
```

4.14.1.6 saveA16

```
saveA16 in std_logic_vector( 15 downto 0 ) [Port]
```

4.14.1.7 saveB16

```
saveB16 in std_logic_vector( 15 downto 0 ) [Port]
```

4.14.1.8 std_logic_1164

```
std_logic_1164 [use clause]
```

The documentation for this design unit was generated from the following file:

• sixteenBitComparator.vhd

4.15 struct Architecture Reference

 $\label{eq:architecture} \textbf{Architecture} >> \underline{\textbf{struct}}$

Signals

tmp std_logic_vector(0 to 27)

4.15.1 Member Data Documentation

4.15.1.1 tmp

```
tmp std_logic_vector( 0 to 27 ) [Signal]
```

The documentation for this design unit was generated from the following file:

· fourBitComparator.vhd

4.16 top Architecture Reference

Architecture >> top

Components

MPPT

Signals

• PWM_mes std_logic

Instantiations

• eps_mppt1 MPPT

4.16.1 Member Data Documentation

4.16.1.1 eps_mppt1

```
eps_mppt1 MPPT [Instantiation]
```

4.16.1.2 MPPT

```
MPPT [Component]
```

4.16.1.3 PWM_mes

```
PWM_mes std_logic [Signal]
```

The documentation for this design unit was generated from the following file:

• DE0_CV_golden_top.vhd

Chapter 5

File Documentation

5.1 ADC.vhd File Reference

Entities

- adc entity
- · arch architecture

5.2 adder.vhd File Reference

Entities

- adder entity
- · arch architecture

5.3 DE0_CV_golden_top.vhd File Reference

Entities

- DE0_CV_golden_top entity
- top architecture

5.4 eightBitComparator.vhd File Reference

Entities

- eightBitComparator entity
- · arch architecture

5.5 EPS-ADC.qsf File Reference

```
    FAMILY "CycloneV"

    DEVICE 5CEBA4F23C7

    TOP_LEVEL_ENTITY DE0_CV_golden_top

    ORIGINAL_QUARTUS_VERSION 13

PROJECT_CREATION_TIME_DATE "MONMAY 5 11:54:18 2014"

    LAST_QUARTUS_VERSION "21 . 1 . 0 LiteEdition"

    PROJECT OUTPUT DIRECTORY output files

    IO_STANDARD "3.3-VLVTTL"-toCLOCK2_50

    IO STANDARD "3.3-VLVTTL"-toCLOCK3 50

    IO_STANDARD "3.3-VLVTTL"-toCLOCK4_50

    IO_STANDARD "3.3-VLVTTL"-toCLOCK_50

    IO_STANDARD "3.3-VLVTTL"-toDRAM_ADDR[0]

    IO_STANDARD " 3 . 3 - VLVTTL"-toDRAM_ADDR[ 1 ]

    IO STANDARD "3.3-VLVTTL"-toDRAM_ADDR[2]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_ADDR[ 3 ]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_ADDR[4]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_ADDR[5]

• IO STANDARD "3.3-VLVTTL"-toDRAM ADDR[6]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_ADDR[7]

    IO_STANDARD " 3 . 3 - VLVTTL"-toDRAM_ADDR[ 8 ]

    IO STANDARD "3.3-VLVTTL"-toDRAM_ADDR[9]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_ADDR[ 10 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_ADDR[ 11 ]

    IO STANDARD "3.3-VLVTTL"-toDRAM ADDR[12]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_BA[ 0 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_BA[ 1 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_CAS_N

    IO STANDARD "3.3-VLVTTL"-toDRAM_CKE

• IO STANDARD " 3 . 3 - VLVTTL"-to DRAM_CLK
• IO STANDARD " 3 . 3 - VLVTTL"-to DRAM CS N

    IO STANDARD "3.3-VLVTTL"-toDRAM DQ[0]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_DQ[ 1 ]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_DQ[2]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_DQ[3]

    IO STANDARD "3.3-VLVTTL"-toDRAM_DQ[4]

    IO STANDARD "3.3-VLVTTL"-toDRAM_DQ[5]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_DQ[6]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_DQ[ 7 ]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_DQ[8]

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_DQ[ 9 ]

• IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_DQ[ 10 ]

    IO STANDARD "3.3-VLVTTL"-toDRAM_DQ[11]

    IO STANDARD "3.3-VLVTTL"-toDRAM_DQ[12]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_DQ[13]

    IO_STANDARD "3.3-VLVTTL"-toDRAM_DQ[14]

• IO_STANDARD " 3 . 3 - VLVTTL"-to DRAM_DQ[ 15 ]

    IO STANDARD "3.3-VLVTTL"-toDRAM LDQM

    IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_RAS_N

    IO STANDARD "3.3-VLVTTL"-toDRAM_UDQM

• IO_STANDARD " 3 . 3 -VLVTTL"-toDRAM_WE_N
```

```
    IO_STANDARD "3.3-VLVTTL"-toGPIO_0[0]

IO_STANDARD "3.3-VLVTTL"-toGPIO_0[1]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_0[2]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 3 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO 0[4]

IO_STANDARD "3.3-VLVTTL"-toGPIO_0[5]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_0[6]

IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[7]
IO_STANDARD "3.3-VLVTTL"-toGPIO_0[8]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_0[9]

IO_STANDARD "3.3-VLVTTL"-toGPIO_0[10]
IO STANDARD "3.3-VLVTTL"-toGPIO_0[11]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 12 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO_0[13]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 14 ]
IO STANDARD "3.3-VLVTTL"-toGPIO_0[15]

    IO STANDARD "3.3-VLVTTL"-toGPIO_0[16]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 17 ]
IO_STANDARD "3.3-VLVTTL"-toGPIO_0[18]
• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 19 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 20 ]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 21 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO 0[22]

IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 23 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 24 ]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 25 ]
• IO_STANDARD " 3 . 3 - VLVTTL"-toGPIO_0[ 26 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO 0[27]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 28 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 29 ]

IO_STANDARD "3.3-VLVTTL"-toGPIO_0[30]
IO STANDARD "3.3-VLVTTL"-toGPIO_0[31]
• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_0[ 32 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO_0[33]

    IO STANDARD "3.3-VLVTTL"-toGPIO_0[34]

IO_STANDARD "3.3-VLVTTL"-toGPIO_0[35]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_1[0]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[1]
IO_STANDARD "3.3-VLVTTL"-toGPIO_1[2]
IO_STANDARD "3.3-VLVTTL"-toGPIO_1[3]

    IO STANDARD "3.3-VLVTTL"-toGPIO 1[4]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[5]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_1[6]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 7 ]

    IO_STANDARD "3.3-VLVTTL"-toGPIO_1[8]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[9]
IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 10 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 11 ]

• IO STANDARD "3.3-VLVTTL"-toGPIO_1[12]
IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 13 ]
• IO STANDARD "3.3-VLVTTL"-toGPIO_1[14]
IO STANDARD "3.3-VLVTTL"-toGPIO_1[15]

    IO STANDARD "3.3-VLVTTL"-toGPIO_1[16]

• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 17 ]
IO_STANDARD "3.3-VLVTTL"-toGPIO_1[18]
```

```
    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 19 ]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[20]
IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[21]
• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 22 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO 1[23]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 24 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 25 ]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[26]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 27 ]

IO_STANDARD "3.3-VLVTTL"-toGPIO_1[28]
IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 29 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO_1[30]

    IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 31 ]

IO STANDARD "3.3-VLVTTL"-toGPIO_1[32]
• IO_STANDARD " 3 . 3 -VLVTTL"-toGPIO_1[ 33 ]

    IO STANDARD "3.3-VLVTTL"-toGPIO_1[34]

    IO STANDARD "3.3-VLVTTL"-toGPIO_1[35]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX0[ 0 ]

IO_STANDARD " 3 . 3 -VLVTTL"-toHEX0[ 1 ]
• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX0[ 2 ]

    IO_STANDARD "3.3-VLVTTL"-toHEX0[3]

• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX0[ 4 ]

    IO STANDARD "3.3-VLVTTL"-toHEX0[5]

    IO_STANDARD "3.3-VLVTTL"-toHEX0[6]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX1[ 0 ]

IO_STANDARD "3.3-VLVTTL"-toHEX1[1]
IO_STANDARD " 3 . 3 -VLVTTL"-toHEX1[ 2 ]
• IO STANDARD "3.3-VLVTTL"-toHEX1[3]

    IO_STANDARD "3.3-VLVTTL"-toHEX1[4]

    IO_STANDARD " 3 . 3 - VLVTTL"-toHEX1[ 5 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX1[ 6 ]

    IO STANDARD "3.3-VLVTTL"-toHEX2[0]

• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX2[ 1 ]

    IO STANDARD "3.3-VLVTTL"-toHEX2[2]

    IO STANDARD "3.3-VLVTTL"-toHEX2[3]

IO_STANDARD "3.3-VLVTTL"-toHEX2[4]
IO_STANDARD "3.3-VLVTTL"-toHEX2[5]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX2[ 6 ]

    IO_STANDARD "3.3-VLVTTL"-toHEX3[0]

IO_STANDARD " 3 . 3 -VLVTTL"-toHEX3[ 1 ]

    IO STANDARD "3.3-VLVTTL"-toHEX3[2]

    IO_STANDARD "3.3-VLVTTL"-toHEX3[3]

    IO_STANDARD "3.3-VLVTTL"-toHEX3[4]

• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX3[ 5 ]

    IO_STANDARD "3.3-VLVTTL"-toHEX3[6]

    IO_STANDARD "3.3-VLVTTL"-toHEX4[0]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX4[ 1 ]

    IO_STANDARD "3.3-VLVTTL"-toHEX4[2]

IO_STANDARD " 3 . 3 -VLVTTL"-toHEX4[ 3 ]

    IO_STANDARD "3.3-VLVTTL"-toHEX4[4]

• IO STANDARD "3.3-VLVTTL"-toHEX4[5]

    IO STANDARD "3.3-VLVTTL"-toHEX4[6]

    IO STANDARD "3.3-VLVTTL"-toHEX5[0]

• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX5[ 1 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toHEX5[ 2 ]
```

```
    IO_STANDARD "3.3-VLVTTL"-toHEX5[3]

    IO_STANDARD "3.3-VLVTTL"-toHEX5[4]

IO_STANDARD " 3 . 3 -VLVTTL"-toHEX5[ 5 ]
• IO_STANDARD " 3 . 3 -VLVTTL"-toHEX5[ 6 ]

    IO STANDARD "3.3-VLVTTL"-toKEY[0]

    IO_STANDARD "3.3-VLVTTL"-toKEY[1]

IO_STANDARD "3.3-VLVTTL"-toKEY[2]
• IO_STANDARD " 3 . 3 -VLVTTL"-toKEY[ 3 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toLEDR[ 0 ]

    IO STANDARD "3.3-VLVTTL"-toLEDR[1]

    IO_STANDARD "3.3-VLVTTL"-toLEDR[2]

    IO STANDARD "3.3-VLVTTL"-toLEDR[3]

    IO_STANDARD "3.3-VLVTTL"-toLEDR[4]

    IO STANDARD "3.3-VLVTTL"-toLEDR[5]

• IO_STANDARD " 3 . 3 -VLVTTL"-toLEDR[ 6 ]

    IO STANDARD "3.3-VLVTTL"-toLEDR[7]

    IO STANDARD "3.3-VLVTTL"-toLEDR[8]

    IO_STANDARD "3.3-VLVTTL"-toLEDR[9]

    IO_STANDARD "3.3-VLVTTL"-toPS2_CLK

• IO_STANDARD " 3 . 3 -VLVTTL"-toPS2_CLK2

    IO_STANDARD " 3 . 3 -VLVTTL"-toPS2_DAT

    IO_STANDARD " 3 . 3 -VLVTTL"-toPS2_DAT2

    IO STANDARD "3.3-VLVTTL"-toRESET N

    IO_STANDARD "3.3-VLVTTL"-toSD_CLK

    IO_STANDARD " 3 . 3 -VLVTTL"-toSD_CMD

• IO_STANDARD " 3 . 3 -VLVTTL"-toSD_DATA[ 0 ]
• IO STANDARD " 3 . 3 - VLVTTL"-toSD_DATA[ 1 ]
• IO STANDARD "3.3-VLVTTL"-toSD DATA[2]

    IO_STANDARD "3.3-VLVTTL"-toSD_DATA[3]

    IO_STANDARD " 3 . 3 -VLVTTL"-toSW[ 0 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toSW[ 1 ]

    IO STANDARD "3.3-VLVTTL"-toSW[2]

• IO_STANDARD " 3 . 3 -VLVTTL"-toSW[ 3 ]

    IO STANDARD "3.3-VLVTTL"-toSW[4]

    IO STANDARD "3.3-VLVTTL"-toSW[5]

    IO_STANDARD " 3 . 3 -VLVTTL"-toSW[ 6 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toSW[ 7 ]

IO_STANDARD "3.3-VLVTTL"-toSW[8]

    IO_STANDARD "3.3-VLVTTL"-toSW[9]

    IO_STANDARD " 3 . 3 -VLVTTL"-toVGA_B[ 0 ]

• IO STANDARD "3.3-VLVTTL"-toVGA B[1]

    IO_STANDARD "3.3-VLVTTL"-toVGA_B[2]

    IO_STANDARD "3.3-VLVTTL"-toVGA_B[3]

• IO_STANDARD " 3 . 3 -VLVTTL"-toVGA_G[ 0 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toVGA_G[ 1 ]

    IO_STANDARD "3.3-VLVTTL"-toVGA_G[2]

    IO_STANDARD " 3 . 3 -VLVTTL"-toVGA_G[ 3 ]

    IO_STANDARD " 3 . 3 -VLVTTL"-toVGA_HS

• IO STANDARD " 3 . 3 -VLVTTL"-toVGA_R[ 0 ]

    IO_STANDARD "3.3-VLVTTL"-toVGA_R[1]

• IO STANDARD " 3 . 3 -VLVTTL"-toVGA_R[ 2 ]

    IO STANDARD "3.3-VLVTTL"-toVGA_R[3]

    IO STANDARD "3.3-VLVTTL"-toVGA_VS

    CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USEASREGULARIO"

    PIN H13 -toCLOCK2 50
```

- PIN_E10 -toCLOCK3_50
- PIN V15 -toCLOCK4 50
- PIN_M9 -toCLOCK_50
- PIN_W8 -toDRAM_ADDR[0]
- PIN_T8 -toDRAM_ADDR[1]
- PIN_U11 -toDRAM_ADDR[2]
- PIN Y10 -toDRAM ADDR[3]
- PIN_N6 -toDRAM_ADDR[4]
- PIN_AB10 -toDRAM_ADDR[5]
- PIN P12 -toDRAM_ADDR[6]
- PIN P7 -toDRAM_ADDR[7]
- PIN P8 -toDRAM_ADDR[8]
- PIN_R5 -toDRAM_ADDR[9]
- PIN_U8 -toDRAM_ADDR[10]
- PIN_P6 -toDRAM_ADDR[11]
- PIN R7 -toDRAM ADDR[12]
- PIN T7 -toDRAM_BA[0]
- PIN AB7 -toDRAM BA[1]
- PIN_V6 -toDRAM_CAS_N
- PIN_R6 -toDRAM_CKE
- PIN_AB11 -toDRAM_CLK
- PIN_U6 -toDRAM_CS_N
- PIN_Y9 -toDRAM_DQ[0]
- PIN_T10 -toDRAM_DQ[1]
- PIN R9 -toDRAM DQ[2]
- PIN_Y11 -toDRAM_DQ[3]
- PIN R10 -toDRAM_DQ[4]
- PIN R11 -toDRAM DQ[5]
- PIN R12-toDRAM DQ[6]
- PIN_AA12 -toDRAM_DQ[7]
- PIN AA9 -toDRAM DQ[8]
- PIN AB8 -toDRAM DQ[9]
- PIN_AA8 -toDRAM_DQ[10]
- PIN_AA7 -toDRAM_DQ[11]
- PIN_V10 -toDRAM_DQ[12]
- PIN_V9 -toDRAM_DQ[13]
- PIN_U10 -toDRAM_DQ[14]
- PIN_T9 -toDRAM_DQ[15]
- PIN_U12 -toDRAM_LDQM
- PIN_AB6 -toDRAM_RAS_N
- PIN_N8 -toDRAM_UDQM
- PIN_AB5 -toDRAM_WE_N
- PIN_N16 -toGPIO_0[0]
- PIN_B16 -toGPIO_0[1]
- PIN_M16 -toGPIO_0[2]
- PIN_C16 -toGPIO_0[3]
- PIN_D17 -toGPIO_0[4]
- PIN_K20 -toGPIO_0[5]
- PIN_K21 -toGPIO_0[6]PIN_K22 -toGPIO_0[7]
- PIN M20 -toGPIO_0[8]
- PIN M21 -toGPIO_0[9]
- PIN N21 -toGPIO_0[10]
- PIN_N21 -toGPIO_0[10]
 PIN_R22 -toGPIO_0[11]
- PIN_R21 -toGPIO_0[12]

- PIN_T22 -toGPIO_0[13]
- PIN_N20 -toGPIO_0[14]
- PIN_N19 -toGPIO_0[15]
- PIN_M22 -toGPIO_0[16]
- PIN_P19 -toGPIO_0[17]
- PIN_L22 -toGPIO_0[18]
- PIN_P17 -toGPIO_0[19]
- PIN_P16 -toGPIO_0[20]
- PIN_M18 -toGPIO_0[21]
- PIN_L18 -toGPIO_0[22]
- PIN_L17 -toGPIO_0[23]
- PIN L19 -toGPIO_0[24]
- PIN_K17 -toGPIO_0[25]
- PIN_K19 -toGPIO_0[26]
- PIN_P18 -toGPIO_0[27]
- PIN_R15 -toGPIO_0[28]
 PIN R17 -toGPIO_0[29]
- PIN R16 -toGPIO 0[30]
- PIN_T20 -toGPIO_0[31]
- PIN_T19 -toGPIO_0[32]
- PIN_T18 -toGPIO_0[33]
- PIN_T17 -toGPIO_0[34]
- PIN T15 -toGPIO 0[35]
- PIN_H16 -toGPIO_1[0]
- PIN_A12 -toGPIO_1[1]
- PIN_H15 -toGPIO_1[2]
- PIN_B12 -toGPIO_1[3]
- PIN_A13 -toGPIO_1[4]
- PIN_B13 -toGPIO_1[5]
- PIN_C13 -toGPIO_1[6]
- PIN_D13 -toGPIO_1[7]
- PIN_G18 -toGPIO_1[8]
 PIN_G17 -toGPIO_1[9]
- PIN H18 -toGPIO_1[10]
- PIN J18 -toGPIO_1[11]
- PIN_J19 -toGPIO_1[12]
- PIN_G11 -toGPIO_1[13]
- PIN_H10 -toGPIO_1[14]
- PIN_J11 -toGPIO_1[15]
- PIN_H14 -toGPIO_1[16]
- PIN A15 -toGPIO 1[17]
- PIN_J13 -toGPIO_1[18]
- PIN_L8 -toGPIO_1[19]
- PIN_A14 -toGPIO_1[20]
- PIN_B15 -toGPIO_1[21]
- PIN_C15 -toGPIO_1[22]
- PIN_E14 -toGPIO_1[23]
- PIN_E15 -toGPIO_1[24]
- PIN_E16 -toGPIO_1[25]
- PIN_F14 -toGPIO_1[26]
 PIN F15 -toGPIO_1[27]
- PIN F13 -toGPIO_1[28]
- PIN_F12 -toGPIO_1[29]
- PIN G16 -toGPIO_1[30]
- PIN_G15 -toGPIO_1[31]

- PIN_G13 -toGPIO_1[32]
- PIN_G12 -toGPIO_1[33]
- PIN_J17 -toGPIO_1[34]
- PIN_K16 -toGPIO_1[35]
- PIN U21 -toHEX0[0]
- PIN_V21 -toHEX0[1]
- PIN_W22 -toHEX0[2]
- PIN_W21 -toHEX0[3]
- PIN_Y22 -toHEX0[4]
- PIN Y21 -toHEX0[5]
- PIN_AA22 -toHEX0[6]
- PIN AA20 -toHEX1[0]
- PIN_AB20 -toHEX1[1]
- PIN AA19 -toHEX1[2]
- PIN_AA18 -toHEX1[3]
- PIN AB18 -toHEX1[4]
- PIN AA17 -toHEX1[5]
- PIN U22 -toHEX1[6]
- PIN_Y19 -toHEX2[0]
- PIN_AB17 -toHEX2[1]
- PIN_AA10 -toHEX2[2]
- PIN_Y14 -toHEX2[3]
- PIN V14 -toHEX2[4]
- PIN_AB22 -toHEX2[5]
- PIN AB21 -toHEX2[6]
- PIN_Y16 -toHEX3[0]
- PIN_W16 -toHEX3[1]
- PIN_Y17 -toHEX3[2]
- PIN_V16 -toHEX3[3]
- PIN_U17 -toHEX3[4]
- PIN_V18 -toHEX3[5]
- PIN V19 -toHEX3[6]
- PIN_U20 -toHEX4[0]
- PIN_Y20 -toHEX4[1]
- PIN_V20 -toHEX4[2]PIN_U16 -toHEX4[3]
- DIN LISE TO HEVALA
- PIN_U15 -toHEX4[4]
- PIN_Y15 -toHEX4[5]
- PIN_P9 -toHEX4[6]
- PIN_N9 -toHEX5[0]
- PIN M8 -toHEX5[1]
- PIN_T14 -toHEX5[2]
- PIN_P14 -toHEX5[3]
- PIN_C1 -toHEX5[4]
- PIN_C2 -toHEX5[5]
- PIN_W19 -toHEX5[6]
- PIN_U7 -toKEY[0]
- PIN_W9 -toKEY[1]
- PIN_M7 -toKEY[2]
- PIN_M6 -toKEY[3]
- PIN_AA2 -toLEDR[0]
- PIN_AA1 -toLEDR[1]
- PIN_W2 -toLEDR[2]
- PIN_Y3 -toLEDR[3]
- PIN_N2 -toLEDR[4]

 PIN_N1 -toLEDR[5] PIN_U2 -toLEDR[6] PIN_U1 -toLEDR[7] • PIN_L2 -toLEDR[8] • PIN L1 -toLEDR[9] PIN_D3 -toPS2_CLK PIN E2 -toPS2 CLK2 PIN_G2 -toPS2_DAT PIN_G1 -toPS2_DAT2 PIN P22 -toRESET N • PIN H11 -toSD_CLK PIN B11 -toSD_CMD PIN_K9 -toSD_DATA[0] PIN D12 -toSD_DATA[1] • PIN_E12 -toSD_DATA[2] • PIN C11 -toSD_DATA[3] PIN U13 -toSW[0] PIN V13 -toSW[1] PIN_T13 -toSW[2] • PIN_T12 -toSW[3] PIN_AA15 -toSW[4] • PIN_AB15 -toSW[5] • PIN AA14 -toSW[6] PIN_AA13 -toSW[7] • PIN AB13 -toSW[8] PIN_AB12 -toSW[9] PIN_B6 -toVGA_B[0] • PIN B7 -toVGA B[1] PIN_A8 -toVGA_B[2] PIN_A7 -toVGA_B[3] PIN_L7 -toVGA_G[0] PIN K7 -toVGA_G[1] • PIN_J7 -toVGA_G[2] • PIN J8 -toVGA_G[3] PIN H8 -toVGA HS PIN A9 -toVGA_R[0] PIN_B10 -toVGA_R[1] PIN_C9 -toVGA_R[2] PIN_A5 -toVGA_R[3] PIN G8 -toVGA_VS PARTITION_NETLIST_TYPE SOURCE-section_idTop PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING-section_idTop • PARTITION_COLOR 16764057 -section_idTop STRATIX_DEVICE_IO_STANDARD "2.5 V" OPTIMIZATION_TECHNIQUE SPEED SYNTH TIMING DRIVEN SYNTHESIS ON OPTIMIZE_HOLD_TIMING "ALLPATHS" OPTIMIZE_MULTI_CORNER_TIMING ON FITTER_EFFORT "STANDARDFIT" STRATIXV_CONFIGURATION_SCHEME "ACTIVESERIALX1" USE CONFIGURATION DEVICE ON STRATIXII CONFIGURATION DEVICE EPCS64 CRC ERROR OPEN DRAIN ON • OUTPUT IO TIMING NEAR END VMEAS "HALFVCCIO"-rise

OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALFVCCIO"-fall

- OUTPUT_IO_TIMING_FAR_END_VMEAS "HALFSIGNALSWING"-rise
- OUTPUT_IO_TIMING_FAR_END_VMEAS "HALFSIGNALSWING"-fall
- ACTIVE_SERIAL_CLOCK FREQ_100MHZ
- BOARD "DE0-CVDevelopmentBoard"
- EDA SIMULATION TOOL "QuestaIntelFPGA(VHDL)"
- EDA TIME SCALE "1 ps"-section ideda simulation
- EDA_OUTPUT_DATA_FORMAT VHDL-section_ideda_simulation
- EDA_GENERATE_FUNCTIONAL_NETLIST F-section_ideda_board_design_timing
- EDA_GENERATE_FUNCTIONAL_NETLIST F-section_ideda_board_design_symbol
- EDA_GENERATE_FUNCTIONAL_NETLIST F-section_ideda_board_design_signal_integrity
- EDA GENERATE FUNCTIONAL NETLIST F-section ideda board design boundary scan
- MIN CORE JUNCTION TEMP 0
- MAX_CORE_JUNCTION_TEMP 85
- POWER_PRESET_COOLING_SOLUTION " 23 MMHEATSINKWITH 200 LFPMAIRFLOW"
- POWER_BOARD_THERMAL_MODEL "NONE(CONSERVATIVE)"
- VHDL_INPUT_VERSION VHDL_2008
- VHDL SHOW LMF MAPPING MESSAGES F
- VHDL FILE MPPT.vhd
- VHDL FILE sixteenBitComparator.vhd
- VHDL_FILE PWM_submodule.vhd
- VHDL FILE fourBitComparator.vhd
- VHDL FILE eightBitComparator.vhd
- VHDL FILE adder.vhd
- VHDL FILE ADC.vhd
- VHDL_FILE DE0_CV_golden_top.vhd
- QIP_FILE multiplexer.qip
- PARTITION HIERARCHY root partition-to -section idTop

5.5.1 Variable Documentation

5.5.1.1 ACTIVE_SERIAL_CLOCK

[Constraints]

5.5.1.2 BOARD

[Constraints]

5.5.1.3 CRC_ERROR_OPEN_DRAIN

5.5.1.4 CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION

[Constraints]

5.5.1.5 **DEVICE**

[Constraints]

5.5.1.6 EDA_GENERATE_FUNCTIONAL_NETLIST [1/4]

[Constraints]

5.5.1.7 EDA_GENERATE_FUNCTIONAL_NETLIST [2/4]

[Constraints]

5.5.1.8 EDA_GENERATE_FUNCTIONAL_NETLIST [3/4]

[Constraints]

5.5.1.9 EDA_GENERATE_FUNCTIONAL_NETLIST [4/4]

[Constraints]

5.5.1.10 EDA_OUTPUT_DATA_FORMAT

[Constraints]

5.5.1.11 EDA_SIMULATION_TOOL

5.5.1.12 EDA_TIME_SCALE

[Constraints]

5.5.1.13 FAMILY

[Constraints]

5.5.1.14 FITTER_EFFORT

[Constraints]

5.5.1.15 IO_STANDARD [1/206]

[Constraints]

5.5.1.16 IO_STANDARD [2/206]

[Constraints]

5.5.1.17 IO_STANDARD [3/206]

[Constraints]

5.5.1.18 IO_STANDARD [4/206]

[Constraints]

5.5.1.19 IO_STANDARD [5/206]

5.5.1.20 IO_STANDARD [6/206]

[Constraints]

5.5.1.21 IO_STANDARD [7/206]

[Constraints]

5.5.1.22 IO_STANDARD [8/206]

[Constraints]

5.5.1.23 IO_STANDARD [9/206]

[Constraints]

5.5.1.24 IO_STANDARD [10/206]

[Constraints]

5.5.1.25 IO_STANDARD [11/206]

[Constraints]

5.5.1.26 IO_STANDARD [12/206]

[Constraints]

5.5.1.27 IO_STANDARD [13/206]

5.5.1.28 IO_STANDARD [14/206] [Constraints] **5.5.1.29 IO_STANDARD** [15/206] [Constraints] 5.5.1.30 IO_STANDARD [16/206] [Constraints] 5.5.1.31 IO_STANDARD [17/206] [Constraints] 5.5.1.32 IO_STANDARD [18/206] [Constraints] 5.5.1.33 IO_STANDARD [19/206] [Constraints] 5.5.1.34 IO_STANDARD [20/206] [Constraints]

5.5.1.35 **IO_STANDARD** [21/206]

[Constraints]

Generated by Doxygen

5.5.1.36 IO_STANDARD [22/206]

[Constraints]

5.5.1.37 IO_STANDARD [23/206]

[Constraints]

5.5.1.38 IO_STANDARD [24/206]

[Constraints]

5.5.1.39 IO_STANDARD [25/206]

[Constraints]

5.5.1.40 IO_STANDARD [26/206]

[Constraints]

5.5.1.41 IO_STANDARD [27/206]

[Constraints]

5.5.1.42 IO_STANDARD [28/206]

[Constraints]

5.5.1.43 IO_STANDARD [29/206]

5.5.1.44 IO_STANDARD [30/206] [Constraints] 5.5.1.45 IO_STANDARD [31/206] [Constraints] 5.5.1.46 IO_STANDARD [32/206] [Constraints] 5.5.1.47 IO_STANDARD [33/206] [Constraints] 5.5.1.48 IO_STANDARD [34/206] [Constraints] 5.5.1.49 IO_STANDARD [35/206] [Constraints] 5.5.1.50 IO_STANDARD [36/206] [Constraints]

5.5.1.51 IO_STANDARD [37/206]

[Constraints]

Generated by Doxygen

5.5.1.52 IO_STANDARD [38/206]

[Constraints]

5.5.1.53 IO_STANDARD [39/206]

[Constraints]

5.5.1.54 IO_STANDARD [40/206]

[Constraints]

5.5.1.55 IO_STANDARD [41/206]

[Constraints]

5.5.1.56 IO_STANDARD [42/206]

[Constraints]

5.5.1.57 IO_STANDARD [43/206]

[Constraints]

5.5.1.58 IO_STANDARD [44/206]

[Constraints]

5.5.1.59 IO_STANDARD [45/206]

5.5.1.60 IO_STANDARD [46/206] [Constraints] 5.5.1.61 IO_STANDARD [47/206] [Constraints] 5.5.1.62 IO_STANDARD [48/206] [Constraints] 5.5.1.63 IO_STANDARD [49/206] [Constraints] 5.5.1.64 IO_STANDARD [50/206] [Constraints] 5.5.1.65 IO_STANDARD [51/206] [Constraints] 5.5.1.66 IO_STANDARD [52/206] [Constraints]

5.5.1.67 IO_STANDARD [53/206]

5.5.1.68 IO_STANDARD [54/206]

[Constraints]

5.5.1.69 IO_STANDARD [55/206]

[Constraints]

5.5.1.70 IO_STANDARD [56/206]

[Constraints]

5.5.1.71 **IO_STANDARD** [57/206]

[Constraints]

5.5.1.72 IO_STANDARD [58/206]

[Constraints]

5.5.1.73 IO_STANDARD [59/206]

[Constraints]

5.5.1.74 IO_STANDARD [60/206]

[Constraints]

5.5.1.75 IO_STANDARD [61/206]

5.5.1.76 IO_STANDARD [62/206] [Constraints] 5.5.1.77 **IO_STANDARD** [63/206] [Constraints] 5.5.1.78 IO_STANDARD [64/206] [Constraints] 5.5.1.79 IO_STANDARD [65/206] [Constraints] 5.5.1.80 IO_STANDARD [66/206] [Constraints] 5.5.1.81 IO_STANDARD [67/206] [Constraints] 5.5.1.82 IO_STANDARD [68/206] [Constraints]

5.5.1.83 IO_STANDARD [69/206]

5.5.1.84 IO_STANDARD [70/206]

[Constraints]

5.5.1.85 IO_STANDARD [71/206]

[Constraints]

5.5.1.86 IO_STANDARD [72/206]

[Constraints]

5.5.1.87 IO_STANDARD [73/206]

[Constraints]

5.5.1.88 IO_STANDARD [74/206]

[Constraints]

5.5.1.89 IO_STANDARD [75/206]

[Constraints]

5.5.1.90 IO_STANDARD [76/206]

[Constraints]

5.5.1.91 IO_STANDARD [77/206]

5.5.1.92 IO_STANDARD [78/206] [Constraints] 5.5.1.93 IO_STANDARD [79/206] [Constraints] 5.5.1.94 IO_STANDARD [80/206] [Constraints] 5.5.1.95 IO_STANDARD [81/206] [Constraints] 5.5.1.96 IO_STANDARD [82/206] [Constraints] 5.5.1.97 IO_STANDARD [83/206] [Constraints] 5.5.1.98 IO_STANDARD [84/206] [Constraints]

[Constraints]

5.5.1.99 IO_STANDARD [85/206]

5.5.1.100 IO_STANDARD [86/206]

[Constraints]

5.5.1.101 IO_STANDARD [87/206]

[Constraints]

5.5.1.102 IO_STANDARD [88/206]

[Constraints]

5.5.1.103 IO_STANDARD [89/206]

[Constraints]

5.5.1.104 IO_STANDARD [90/206]

[Constraints]

5.5.1.105 IO_STANDARD [91/206]

[Constraints]

5.5.1.106 IO_STANDARD [92/206]

[Constraints]

5.5.1.107 IO_STANDARD [93/206]

5.5.1.108 IO_STANDARD [94/206]

[Constraints]

5.5.1.109 IO_STANDARD [95/206]

[Constraints]

5.5.1.110 IO_STANDARD [96/206]

[Constraints]

5.5.1.111 IO_STANDARD [97/206]

[Constraints]

5.5.1.112 IO_STANDARD [98/206]

[Constraints]

5.5.1.113 IO_STANDARD [99/206]

[Constraints]

5.5.1.114 IO_STANDARD [100/206]

[Constraints]

5.5.1.115 IO_STANDARD [101/206]

5.5.1.116 IO_STANDARD [102/206]

[Constraints]

5.5.1.117 IO_STANDARD [103/206]

[Constraints]

5.5.1.118 IO_STANDARD [104/206]

[Constraints]

5.5.1.119 IO_STANDARD [105/206]

[Constraints]

5.5.1.120 IO_STANDARD [106/206]

[Constraints]

5.5.1.121 IO_STANDARD [107/206]

[Constraints]

5.5.1.122 IO_STANDARD [108/206]

[Constraints]

5.5.1.123 IO_STANDARD [109/206]

5.5.1.124 IO_STANDARD [110/206] [Constraints] 5.5.1.125 IO_STANDARD [111/206] [Constraints] 5.5.1.126 IO_STANDARD [112/206] [Constraints] **5.5.1.127 IO_STANDARD** [113/206] [Constraints] 5.5.1.128 IO_STANDARD [114/206] [Constraints] 5.5.1.129 IO_STANDARD [115/206] [Constraints] 5.5.1.130 IO_STANDARD [116/206] [Constraints]

5.5.1.131 IO_STANDARD [117/206]

[Constraints]

Generated by Doxygen

5.5.1.132 IO_STANDARD [118/206]

[Constraints]

5.5.1.133 IO_STANDARD [119/206]

[Constraints]

5.5.1.134 IO_STANDARD [120/206]

[Constraints]

5.5.1.135 IO_STANDARD [121/206]

[Constraints]

5.5.1.136 IO_STANDARD [122/206]

[Constraints]

5.5.1.137 IO_STANDARD [123/206]

[Constraints]

5.5.1.138 IO_STANDARD [124/206]

[Constraints]

5.5.1.139 IO_STANDARD [125/206]

5.5.1.140 IO_STANDARD [126/206] [Constraints] 5.5.1.141 IO_STANDARD [127/206] [Constraints] 5.5.1.142 IO_STANDARD [128/206] [Constraints] 5.5.1.143 IO_STANDARD [129/206] [Constraints] **5.5.1.144 IO_STANDARD** [130/206] [Constraints] 5.5.1.145 IO_STANDARD [131/206] [Constraints] 5.5.1.146 IO_STANDARD [132/206] [Constraints]

5.5.1.147 IO_STANDARD [133/206]

5.5.1.148 IO_STANDARD [134/206]

[Constraints]

5.5.1.149 IO_STANDARD [135/206]

[Constraints]

5.5.1.150 IO_STANDARD [136/206]

[Constraints]

5.5.1.151 IO_STANDARD [137/206]

[Constraints]

5.5.1.152 IO_STANDARD [138/206]

[Constraints]

5.5.1.153 IO_STANDARD [139/206]

[Constraints]

5.5.1.154 IO_STANDARD [140/206]

[Constraints]

5.5.1.155 IO_STANDARD [141/206]

70 5.5.1.156 IO_STANDARD [142/206] [Constraints] 5.5.1.157 IO_STANDARD [143/206] [Constraints] 5.5.1.158 IO_STANDARD [144/206] [Constraints] 5.5.1.159 IO_STANDARD [145/206] [Constraints] 5.5.1.160 IO_STANDARD [146/206] [Constraints] 5.5.1.161 IO_STANDARD [147/206] [Constraints] 5.5.1.162 IO_STANDARD [148/206]

[Constraints]

[Constraints]

5.5.1.163 IO_STANDARD [149/206]

Generated by Doxygen

5.5.1.164 IO_STANDARD [150/206]

[Constraints]

5.5.1.165 IO_STANDARD [151/206]

[Constraints]

5.5.1.166 IO_STANDARD [152/206]

[Constraints]

5.5.1.167 IO_STANDARD [153/206]

[Constraints]

5.5.1.168 IO_STANDARD [154/206]

[Constraints]

5.5.1.169 IO_STANDARD [155/206]

[Constraints]

5.5.1.170 IO_STANDARD [156/206]

[Constraints]

5.5.1.171 IO_STANDARD [157/206]

5.5.1.172 IO_STANDARD [158/206]

[Constraints]

5.5.1.173 IO_STANDARD [159/206]

[Constraints]

5.5.1.174 IO_STANDARD [160/206]

[Constraints]

5.5.1.175 IO_STANDARD [161/206]

[Constraints]

5.5.1.176 IO_STANDARD [162/206]

[Constraints]

5.5.1.177 IO_STANDARD [163/206]

[Constraints]

5.5.1.178 IO_STANDARD [164/206]

[Constraints]

5.5.1.179 IO_STANDARD [165/206]

5.5.1.180 IO_STANDARD [166/206]

[Constraints]

5.5.1.181 IO_STANDARD [167/206]

[Constraints]

5.5.1.182 IO_STANDARD [168/206]

[Constraints]

5.5.1.183 IO_STANDARD [169/206]

[Constraints]

5.5.1.184 IO_STANDARD [170/206]

[Constraints]

5.5.1.185 IO_STANDARD [171/206]

[Constraints]

5.5.1.186 IO_STANDARD [172/206]

[Constraints]

5.5.1.187 IO_STANDARD [173/206]

5.5.1.188 IO_STANDARD [174/206] [Constraints] 5.5.1.189 IO_STANDARD [175/206] [Constraints] 5.5.1.190 IO_STANDARD [176/206] [Constraints] 5.5.1.191 IO_STANDARD [177/206] [Constraints] 5.5.1.192 IO_STANDARD [178/206] [Constraints] 5.5.1.193 IO_STANDARD [179/206] [Constraints] 5.5.1.194 IO_STANDARD [180/206] [Constraints]

5.5.1.195 IO_STANDARD [181/206]

5.5.1.196 IO_STANDARD [182/206]

[Constraints]

5.5.1.197 IO_STANDARD [183/206]

[Constraints]

5.5.1.198 IO_STANDARD [184/206]

[Constraints]

5.5.1.199 IO_STANDARD [185/206]

[Constraints]

5.5.1.200 IO_STANDARD [186/206]

[Constraints]

5.5.1.201 IO_STANDARD [187/206]

[Constraints]

5.5.1.202 IO_STANDARD [188/206]

[Constraints]

5.5.1.203 IO_STANDARD [189/206]

5.5.1.204 IO_STANDARD [190/206] [Constraints] 5.5.1.205 IO_STANDARD [191/206] [Constraints] 5.5.1.206 IO_STANDARD [192/206] [Constraints] 5.5.1.207 IO_STANDARD [193/206] [Constraints] 5.5.1.208 IO_STANDARD [194/206] [Constraints] 5.5.1.209 IO_STANDARD [195/206] [Constraints] 5.5.1.210 IO_STANDARD [196/206] [Constraints]

[Constraints]

5.5.1.211 IO_STANDARD [197/206]

5.5.1.212 IO_STANDARD [198/206]

[Constraints]

5.5.1.213 IO_STANDARD [199/206]

[Constraints]

5.5.1.214 IO_STANDARD [200/206]

[Constraints]

5.5.1.215 IO_STANDARD [201/206]

[Constraints]

5.5.1.216 IO_STANDARD [202/206]

[Constraints]

5.5.1.217 IO_STANDARD [203/206]

[Constraints]

5.5.1.218 IO_STANDARD [204/206]

[Constraints]

5.5.1.219 IO_STANDARD [205/206]

5.5.1.220 IO_STANDARD [206/206]

[Constraints]

5.5.1.221 LAST_QUARTUS_VERSION

[Constraints]

5.5.1.222 MAX_CORE_JUNCTION_TEMP

[Constraints]

5.5.1.223 MIN_CORE_JUNCTION_TEMP

[Constraints]

5.5.1.224 OPTIMIZATION_TECHNIQUE

[Constraints]

5.5.1.225 OPTIMIZE_HOLD_TIMING

[Constraints]

5.5.1.226 OPTIMIZE_MULTI_CORNER_TIMING

[Constraints]

5.5.1.227 ORIGINAL_QUARTUS_VERSION

5.5.1.228 OUTPUT_IO_TIMING_FAR_END_VMEAS [1/2]

[Constraints]

5.5.1.229 OUTPUT_IO_TIMING_FAR_END_VMEAS [2/2]

[Constraints]

5.5.1.230 OUTPUT_IO_TIMING_NEAR_END_VMEAS [1/2]

[Constraints]

5.5.1.231 OUTPUT_IO_TIMING_NEAR_END_VMEAS [2/2]

[Constraints]

5.5.1.232 PARTITION_COLOR

[Constraints]

5.5.1.233 PARTITION_FITTER_PRESERVATION_LEVEL

[Constraints]

5.5.1.234 PARTITION_HIERARCHY

[Constraints]

5.5.1.235 PARTITION_NETLIST_TYPE

80 File Documentation 5.5.1.236 PIN_A12 [Constraints] 5.5.1.237 PIN_A13 [Constraints] 5.5.1.238 PIN_A14 [Constraints] 5.5.1.239 PIN_A15 [Constraints] 5.5.1.240 PIN_A5 [Constraints] 5.5.1.241 PIN_A7 [Constraints] 5.5.1.242 PIN_A8

[Constraints]

5.5.1.243 PIN_A9

5.5.1.244 PIN_AA10

[Constraints]

5.5.1.245 PIN_AA12

[Constraints]

5.5.1.246 PIN_AA13

[Constraints]

5.5.1.247 PIN_AA14

[Constraints]

5.5.1.248 PIN_AA15

[Constraints]

5.5.1.249 PIN_AA17

[Constraints]

5.5.1.250 PIN_AA18

[Constraints]

5.5.1.251 PIN_AA19

5.5.1.252 PIN_AA1

[Constraints]

5.5.1.253 PIN_AA20

[Constraints]

5.5.1.254 PIN_AA22

[Constraints]

5.5.1.255 PIN_AA2

[Constraints]

5.5.1.256 PIN_AA7

[Constraints]

5.5.1.257 PIN_AA8

[Constraints]

5.5.1.258 PIN_AA9

[Constraints]

5.5.1.259 PIN_AB10

5.5.1.260 PIN_AB11

[Constraints]

5.5.1.261 PIN_AB12

[Constraints]

5.5.1.262 PIN_AB13

[Constraints]

5.5.1.263 PIN_AB15

[Constraints]

5.5.1.264 PIN_AB17

[Constraints]

5.5.1.265 PIN_AB18

[Constraints]

5.5.1.266 PIN_AB20

[Constraints]

5.5.1.267 PIN_AB21

5.5.1.268 PIN_AB22

5.5.1.269 PIN_AB5

[Constraints]

[Constraints]

5.5.1.270 PIN_AB6

[Constraints]

5.5.1.271 PIN_AB7

[Constraints]

5.5.1.272 PIN_AB8

[Constraints]

5.5.1.273 PIN_B10

[Constraints]

5.5.1.274 PIN_B11

[Constraints]

5.5.1.275 PIN_B12

5.5.1.276 PIN_B13

[Constraints]

5.5.1.277 PIN_B15

[Constraints]

5.5.1.278 PIN_B16

[Constraints]

5.5.1.279 PIN_B6

[Constraints]

5.5.1.280 PIN_B7

[Constraints]

5.5.1.281 PIN_C11

[Constraints]

5.5.1.282 PIN_C13

[Constraints]

5.5.1.283 PIN_C15

5.5.1.284 PIN_C16 [Constraints] 5.5.1.285 PIN_C1 [Constraints] 5.5.1.286 PIN_C2 [Constraints] 5.5.1.287 PIN_C9 [Constraints] 5.5.1.288 PIN_D12 [Constraints] 5.5.1.289 PIN_D13 [Constraints] 5.5.1.290 PIN_D17 [Constraints]

5.5.1.291 PIN_D3

5.5.1.292 PIN_E10

[Constraints]

5.5.1.293 PIN_E12

[Constraints]

5.5.1.294 PIN_E14

[Constraints]

5.5.1.295 PIN_E15

[Constraints]

5.5.1.296 PIN_E16

[Constraints]

5.5.1.297 PIN_E2

[Constraints]

5.5.1.298 PIN_F12

[Constraints]

5.5.1.299 PIN_F13

5.5.1.300 PIN_F14

[Constraints]

5.5.1.301 PIN_F15

[Constraints]

5.5.1.302 PIN_G11

[Constraints]

5.5.1.303 PIN_G12

[Constraints]

5.5.1.304 PIN_G13

[Constraints]

5.5.1.305 PIN_G15

[Constraints]

5.5.1.306 PIN_G16

[Constraints]

5.5.1.307 PIN_G17

5.5.1.308 PIN_G18

[Constraints]

5.5.1.309 PIN_G1

[Constraints]

5.5.1.310 PIN_G2

[Constraints]

5.5.1.311 PIN_G8

[Constraints]

5.5.1.312 PIN_H10

[Constraints]

5.5.1.313 PIN_H11

[Constraints]

5.5.1.314 PIN_H13

[Constraints]

5.5.1.315 PIN_H14

5.5.1.316 PIN_H15 [Constraints] 5.5.1.317 PIN_H16 [Constraints] 5.5.1.318 PIN_H18 [Constraints] 5.5.1.319 PIN_H8 [Constraints] 5.5.1.320 PIN_J11 [Constraints]

[Constraints]

5.5.1.322 PIN_J17

[Constraints]

5.5.1.323 PIN_J18

5.5.1.324 PIN_J19

[Constraints]

5.5.1.325 PIN_J7

[Constraints]

5.5.1.326 PIN_J8

[Constraints]

5.5.1.327 PIN_K16

[Constraints]

5.5.1.328 PIN_K17

[Constraints]

5.5.1.329 PIN_K19

[Constraints]

5.5.1.330 PIN_K20

[Constraints]

5.5.1.331 PIN_K21

92 File Documentation
5.5.1.332 PIN_K22

[Constraints]

5.5.1.333 PIN_K7

[Constraints]

5.5.1.334 PIN_K9

[Constraints]

5.5.1.335 PIN_L17

[Constraints]

5.5.1.336 PIN_L18

[Constraints]

5.5.1.337 PIN_L19

[Constraints]

5.5.1.338 PIN_L1

[Constraints]

5.5.1.339 PIN_L22

5.5.1.340 PIN_L2

[Constraints]

5.5.1.341 PIN_L7

[Constraints]

5.5.1.342 PIN_L8

[Constraints]

5.5.1.343 PIN_M16

[Constraints]

5.5.1.344 PIN_M18

[Constraints]

5.5.1.345 PIN_M20

[Constraints]

5.5.1.346 PIN_M21

[Constraints]

5.5.1.347 PIN_M22

94 File Documentation 5.5.1.348 PIN_M6 [Constraints] 5.5.1.349 PIN_M7 [Constraints] 5.5.1.350 PIN_M8 [Constraints] 5.5.1.351 PIN_M9 [Constraints] 5.5.1.352 PIN_N16 [Constraints] 5.5.1.353 PIN_N19 [Constraints]

5.5.1.354 PIN_N1

[Constraints]

5.5.1.355 PIN_N20

5.5.1.356 PIN_N21

[Constraints]

5.5.1.357 PIN_N2

[Constraints]

5.5.1.358 PIN_N6

[Constraints]

5.5.1.359 PIN_N8

[Constraints]

5.5.1.360 PIN_N9

[Constraints]

5.5.1.361 PIN_P12

[Constraints]

5.5.1.362 PIN_P14

[Constraints]

5.5.1.363 PIN_P16

5.5.1.364 PIN_P17

[Constraints]

5.5.1.365 PIN_P18

[Constraints]

5.5.1.366 PIN_P19

[Constraints]

5.5.1.367 PIN_P22

[Constraints]

5.5.1.368 PIN_P6

[Constraints]

5.5.1.369 PIN_P7

[Constraints]

5.5.1.370 PIN_P8

[Constraints]

5.5.1.371 PIN_P9

5.5.1.372 PIN_R10

[Constraints]

5.5.1.373 PIN_R11

[Constraints]

5.5.1.374 PIN_R12

[Constraints]

5.5.1.375 PIN_R15

[Constraints]

5.5.1.376 PIN_R16

[Constraints]

5.5.1.377 PIN_R17

[Constraints]

5.5.1.378 PIN_R21

[Constraints]

5.5.1.379 PIN_R22

5.5.1.380 PIN_R5 [Constraints] 5.5.1.381 PIN_R6 [Constraints] 5.5.1.382 PIN_R7 [Constraints] 5.5.1.383 PIN_R9 [Constraints] 5.5.1.384 PIN_T10 [Constraints] 5.5.1.385 PIN_T12 [Constraints] 5.5.1.386 PIN_T13 [Constraints]

5.5.1.387 PIN_T14

[Constraints]

Generated by Doxygen

5.5.1.388 PIN_T15

[Constraints]

5.5.1.389 PIN_T17

[Constraints]

5.5.1.390 PIN_T18

[Constraints]

5.5.1.391 PIN_T19

[Constraints]

5.5.1.392 PIN_T20

[Constraints]

5.5.1.393 PIN_T22

[Constraints]

5.5.1.394 PIN_T7

[Constraints]

5.5.1.395 PIN_T8

5.5.1.396 PIN_T9 [Constraints] 5.5.1.397 PIN_U10 [Constraints] 5.5.1.398 PIN_U11 [Constraints] 5.5.1.399 PIN_U12 [Constraints] 5.5.1.400 PIN_U13 [Constraints] 5.5.1.401 PIN_U15 [Constraints] 5.5.1.402 PIN_U16 [Constraints]

5.5.1.403 PIN_U17

[Constraints]

Generated by Doxygen

5.5.1.404 PIN_U1

[Constraints]

5.5.1.405 PIN_U20

[Constraints]

5.5.1.406 PIN_U21

[Constraints]

5.5.1.407 PIN_U22

[Constraints]

5.5.1.408 PIN_U2

[Constraints]

5.5.1.409 PIN_U6

[Constraints]

5.5.1.410 PIN_U7

[Constraints]

5.5.1.411 PIN_U8

5.5.1.412 PIN_V10

[Constraints]

5.5.1.413 PIN_V13

[Constraints]

5.5.1.414 PIN_V14

[Constraints]

5.5.1.415 PIN_V15

[Constraints]

5.5.1.416 PIN_V16

[Constraints]

5.5.1.417 PIN_V18

[Constraints]

5.5.1.418 PIN_V19

[Constraints]

5.5.1.419 PIN_V20

5.5.1.420 PIN_V21

[Constraints]

5.5.1.421 PIN_V6

[Constraints]

5.5.1.422 PIN_V9

[Constraints]

5.5.1.423 PIN_W16

[Constraints]

5.5.1.424 PIN_W19

[Constraints]

5.5.1.425 PIN_W21

[Constraints]

5.5.1.426 PIN_W22

[Constraints]

5.5.1.427 PIN_W2

104 File Documentation 5.5.1.428 PIN_W8 [Constraints] 5.5.1.429 PIN_W9 [Constraints] 5.5.1.430 PIN_Y10 [Constraints] 5.5.1.431 PIN_Y11 [Constraints] 5.5.1.432 PIN_Y14 [Constraints] 5.5.1.433 PIN_Y15 [Constraints]

5.5.1.434 PIN_Y16

[Constraints]

5.5.1.435 PIN_Y17

[Constraints]

Generated by Doxygen

5.5.1.436 PIN_Y19

[Constraints]

5.5.1.437 PIN_Y20

[Constraints]

5.5.1.438 PIN_Y21

[Constraints]

5.5.1.439 PIN_Y22

[Constraints]

5.5.1.440 PIN_Y3

[Constraints]

5.5.1.441 PIN_Y9

[Constraints]

5.5.1.442 POWER_BOARD_THERMAL_MODEL

[Constraints]

5.5.1.443 POWER_PRESET_COOLING_SOLUTION

5.5.1.444	PROJECT	CREATION	TIME	DATE

[Constraints]

5.5.1.445 PROJECT_OUTPUT_DIRECTORY

[Constraints]

5.5.1.446 QIP_FILE

[Constraints]

5.5.1.447 STRATIX_DEVICE_IO_STANDARD

[Constraints]

5.5.1.448 STRATIXII_CONFIGURATION_DEVICE

[Constraints]

5.5.1.449 STRATIXV_CONFIGURATION_SCHEME

[Constraints]

5.5.1.450 SYNTH_TIMING_DRIVEN_SYNTHESIS

[Constraints]

5.5.1.451 TOP_LEVEL_ENTITY

5.5.1.452 USE_CONFIGURATION_DEVICE

[Constraints]

5.5.1.453 VHDL_FILE [1/8]

[Constraints]

5.5.1.454 VHDL_FILE [2/8]

[Constraints]

5.5.1.455 VHDL_FILE [3/8]

[Constraints]

5.5.1.456 VHDL_FILE [4/8]

[Constraints]

5.5.1.457 VHDL_FILE [5/8]

[Constraints]

5.5.1.458 VHDL_FILE [6/8]

[Constraints]

5.5.1.459 VHDL_FILE [7/8]

5.5.1.460 VHDL_FILE [8/8]

[Constraints]

5.5.1.461 VHDL_INPUT_VERSION

[Constraints]

5.5.1.462 VHDL_SHOW_LMF_MAPPING_MESSAGES

[Constraints]

5.6 fourBitComparator.vhd File Reference

Entities

- · fourBitComparator entity
- · struct architecture

5.7 MPPT.vhd File Reference

Entities

- MPPT entity
- MPPT architecture

5.8 PWM_submodule.vhd File Reference

Entities

- PWM_submodule entity
- PWM architecture

5.9 sixteenBitComparator.vhd File Reference

Entities

- · sixteenBitComparator entity
- · arch architecture

Index

Α	fourBitComparator, 24
fourBitComparator, 24	sixteenBitComparator, 36
ACTIVE_SERIAL_CLOCK	arch, 12, 14-16
EPS-ADC.qsf, 50	adder, 13
ADC	adder_inst, 13
MPPT, 29	artih, 14
adc, 7	byte_arr, 13
add_sub_sig, 8	carryOver, 15, 16
clk, 8	comp1, 15, 16
gpio1, 9	comp2, 15, 17
ieee, 9	dataa_arr, 13
numeric_std, 9	eightBitComparator, 17
result_sig_out, 9	fourBitComparator, 16
std_logic_1164, 9	result_sig, 13
ADC.vhd, 41	rotate, 13
adc_clk	rotator, 12
MPPT, 29	sel_sig, 13
adc_curr	u_dataa, 14
MPPT, 30	u_datab, 14
ADC_Curr_out	u_result, 14
MPPT, 26	artih
adc_volt MPPT, 30	arch, 14
•	В
ADC_Volt_out MPPT, 27	fourBitComparator, 24
add sub	BOARD
adder, 11	EPS-ADC.qsf, 50
add_sub_sig	byte_arr
adc, 8	arch, 13
MPPT, 27	
adder, 10	carryOver
add_sub, 11	arch, 15, 16
arch, 13	clk
clock, 11	adc, 8
dataa, 11	PWM_submodule, 34
datab, 11	clock
ieee, 11	adder, 11
numeric_std, 11	CLOCK2_50
result, 11	DE0_CV_golden_top, 19
std_logic_1164, 11	clockscaler
adder.vhd, 41	MPPT, 29
adder_inst	cnt
arch, 13	PWM, 33
altera	comp1
eightBitComparator, 21	arch, 15, 16
fourBitComparator, 24	MPPT, 30
sixteenBitComparator, 36	comp2
altera_syn_attributes	arch, 15, 17
eightBitComparator, 21	comp_out MPPT_30

CRC_ERROR_OPEN_DRAIN	FAMILY, 52
EPS-ADC.qsf, 50	FITTER_EFFORT, 52
CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION	IO_STANDARD, 52–77
EPS-ADC.qsf, 50	LAST_QUARTUS_VERSION, 78
dataa	MAX_CORE_JUNCTION_TEMP, 78
adder, 11	MIN_CORE_JUNCTION_TEMP, 78
dataa_arr	OPTIMIZATION_TECHNIQUE, 78
arch, 13	OPTIMIZE_HOLD_TIMING, 78
datab	OPTIMIZE_MULTI_CORNER_TIMING, 78
adder, 11	ORIGINAL_QUARTUS_VERSION, 78
DE0_CV_golden_top, 17	OUTPUT_IO_TIMING_FAR_END_VMEAS, 78, 79
CLOCK2_50, 19	OUTPUT_IO_TIMING_NEAR_END_VMEAS, 79 PARTITION_COLOR, 79
GPIO_0, 19	PARTITION_FITTER_PRESERVATION_LEVEL,
GPIO_1, 19	79
ieee, 19	PARTITION HIERARCHY, 79
KEY, 19	PARTITION_NETLIST_TYPE, 79
LEDR, 19	PIN_A12, 79
numeric_std, 19	PIN_A13, 80
std logic 1164, 19	PIN_A14, 80
std_logic_unsigned, 20	PIN_A15, 80
SW, 20	PIN_A5, 80
DE0_CV_golden_top.vhd, 41	PIN_A7, 80
DEVICE	PIN_A8, 80
EPS-ADC.qsf, 51	PIN_A9, 80
duty_cycle	PIN_AA1, 81
MPPT, 30	PIN_AA10, 80
PWM_submodule, 34	PIN AA12, 81
	PIN AA13, 81
EDA_GENERATE_FUNCTIONAL_NETLIST	PIN AA14, 81
EPS-ADC.qsf, 51	PIN_AA15, 81
EDA_OUTPUT_DATA_FORMAT	PIN_AA17, 81
EPS-ADC.qsf, 51	PIN_AA18, 81
EDA_SIMULATION_TOOL	PIN_AA19, 81
EPS-ADC.qsf, 51	PIN_AA2, 82
EDA_TIME_SCALE	PIN_AA20, 82
EPS-ADC.qsf, 51	PIN_AA22, 82
eightBitComparator, 20	PIN_AA7, 82
altera, 21	PIN_AA8, 82
altera_syn_attributes, 21	PIN_AA9, 82
arch, 17 exln, 22	PIN_AB10, 82
exOut, 22	PIN_AB11, 82
ieee, 22	PIN_AB12, 83
saveA, 22	PIN_AB13, 83
saveB, 22	PIN_AB15, 83
std_logic_1164, 22	PIN_AB17, 83
eightBitComparator.vhd, 41	PIN_AB18, 83
EPS-ADC.qsf, 42	PIN_AB20, 83
ACTIVE_SERIAL_CLOCK, 50	PIN_AB21, 83
BOARD, 50	PIN_AB22, 83
CRC ERROR OPEN DRAIN, 50	PIN_AB5, 84 PIN_AB6, 84
CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION	ONN AB7 84
50	PIN_AB8, 84
DEVICE, 51	PIN_B10, 84
EDA_GENERATE_FUNCTIONAL_NETLIST, 51	PIN_B11, 84
EDA_OUTPUT_DATA_FORMAT, 51	PIN_B12, 84
EDA_SIMULATION_TOOL, 51	PIN B13, 84
EDA_TIME_SCALE, 51	5.0, 0.

PIN_B15, 85	PIN_L1, 92
PIN B16, 85	PIN_L17, 92
PIN_B6, 85	PIN_L18, 92
PIN B7, 85	PIN_L19, 92
_ <i>'</i>	
PIN_C1, 86	PIN_L2, 92
PIN_C11, 85	PIN_L22, 92
PIN_C13, 85	PIN_L7, 93
PIN_C15, 85	PIN_L8, 93
PIN C16, 85	PIN_M16, 93
PIN C2, 86	PIN M18, 93
PIN C9, 86	PIN M20, 93
PIN_D12, 86	PIN_M21, 93
PIN_D13, 86	PIN_M22, 93
PIN_D17, 86	PIN_M6, 93
PIN_D3, 86	PIN_M7, <mark>94</mark>
PIN_E10, 86	PIN_M8, 94
PIN_E12, 87	PIN_M9, 94
PIN_E14, 87	PIN_N1, 94
PIN E15, 87	PIN N16, 94
PIN E16, 87	PIN N19, 94
PIN E2, 87	PIN N2, 95
PIN_F12, 87	PIN_N20, 94
	PIN_N21, 94
PIN_F13, 87	
PIN_F14, 87	PIN_N6, 95
PIN_F15, 88	PIN_N8, 95
PIN_G1, 89	PIN_N9, 95
PIN_G11, 88	PIN_P12, 95
PIN_G12, 88	PIN_P14, 95
PIN G13, 88	PIN P16, 95
PIN G15, 88	PIN P17, 95
PIN_G16, 88	PIN_P18, 96
PIN_G17, 88	PIN P19, 96
PIN G18, 88	PIN P22, 96
_ <i>,</i>	_ ′
PIN_G2, 89	PIN_P6, 96
PIN_G8, 89	PIN_P7, 96
PIN_H10, 89	PIN_P8, 96
PIN_H11, 89	PIN_P9, <mark>96</mark>
PIN_H13, 89	PIN_R10, 96
PIN_H14, 89	PIN_R11, 97
PIN H15, 89	PIN R12, 97
PIN_H16, 90	PIN_R15, 97
PIN H18, 90	PIN_R16, 97
PIN H8, 90	PIN R17, 97
PIN J11, 90	PIN R21, 97
- :	PIN R22, 97
PIN_J13, 90	
PIN_J17, 90	PIN_R5, 97
PIN_J18, 90	PIN_R6, 98
PIN_J19, 90	PIN_R7, 98
PIN_J7, 91	PIN_R9, 98
PIN_J8, 91	PIN_T10, 98
PIN_K16, 91	PIN_T12, 98
PIN_K17, 91	PIN_T13, 98
PIN K19, 91	PIN T14, 98
PIN K20, 91	PIN_T15, 98
PIN K21, 91	PIN_T17, 99
- · · ·	
PIN_K22, 91	PIN_T18, 99
PIN_K7, 92	PIN_T19, 99
PIN_K9, 92	PIN_T20, 99

PIN_T22, 99	TOP_LEVEL_ENTITY, 106
PIN_T7, 99	USE_CONFIGURATION_DEVICE, 106
PIN_T8, 99	VHDL_FILE, 107
PIN_T9, 99	VHDL_INPUT_VERSION, 108
PIN_U1, 100	VHDL_SHOW_LMF_MAPPING_MESSAGES, 108
PIN_U10, 100	eps_mppt1
PIN_U11, 100	top, 38
PIN_U12, 100	exIn
PIN_U13, 100	eightBitComparator, 22
PIN_U15, 100	exIn16
PIN_U16, 100	
	sixteenBitComparator, 37 exOut
PIN_U17, 100	
PIN_U2, 101	eightBitComparator, 22
PIN_U20, 101	exOut16
PIN_U21, 101	sixteenBitComparator, 37
PIN_U22, 101	FAMILY
PIN_U6, 101	
PIN_U7, 101	EPS-ADC.qsf, 52
PIN_U8, 101	FITTER_EFFORT
PIN_V10, 101	EPS-ADC.qsf, 52
PIN_V13, 102	fourBitComparator, 23
PIN_V14, 102	A, 24
PIN_V15, 102	altera, 24
PIN_V16, 102	altera_syn_attributes, 24
PIN_V18, 102	arch, 16
PIN_V19, 102	B, 24
PIN_V20, 102	ieee, 24
PIN_V21, 102	ind, 24
PIN_V6, 103	std_logic_1164, 24
PIN_V9, 103	ud, 24
PIN_W16, 103	fourBitComparator.vhd, 108
PIN_W19, 103	
PIN_W2, 103	gpio1
PIN W21, 103	adc, 9
PIN_W22, 103	GPIO_0
PIN_W8, 103	DE0_CV_golden_top, 19
PIN_W9, 104	GPIO_1
	DE0_CV_golden_top, 19
PIN_Y10, 104	
PIN_Y11, 104	ieee
PIN_Y14, 104	adc, 9
PIN_Y15, 104	adder, 11
PIN_Y16, 104	DE0_CV_golden_top, 19
PIN_Y17, 104	eightBitComparator, 22
PIN_Y19, 104	fourBitComparator, 24
PIN_Y20, 105	MPPT, 27
PIN_Y21, 105	PWM_submodule, 34
PIN_Y22, 105	sixteenBitComparator, 37
PIN_Y3, 105	ind
PIN_Y9, 105	fourBitComparator, 24
POWER_BOARD_THERMAL_MODEL, 105	IO_STANDARD
POWER_PRESET_COOLING_SOLUTION, 105	EPS-ADC.qsf, 52–77
PROJECT_CREATION_TIME_DATE, 105	LI 0-700.401, 32-11
PROJECT_OUTPUT_DIRECTORY, 106	KEY
QIP_FILE, 106	DE0_CV_golden_top, 19
STRATIX_DEVICE_IO_STANDARD, 106	DEO_OV_golden_top, 10
STRATIXII_CONFIGURATION_DEVICE, 106	LAST_QUARTUS_VERSION
STRATIXV_CONFIGURATION_SCHEME, 106	EPS-ADC.qsf, 78
SYNTH_TIMING_DRIVEN_SYNTHESIS, 106	LEDR
	225.1

DE0_CV_golden_top, 19	OUTPUT_IO_TIMING_FAR_END_VMEAS
	EPS-ADC.qsf, 78, 79
main_clk	OUTPUT_IO_TIMING_NEAR_END_VMEAS
MPPT, 27	EPS-ADC.qsf, 79
MAX_CORE_JUNCTION_TEMP	PARTITION COLOR
EPS-ADC.qsf, 78	PARTITION_COLOR
MIN_CORE_JUNCTION_TEMP	EPS-ADC.qsf, 79
EPS-ADC.qsf, 78	PARTITION_FITTER_PRESERVATION_LEVEL
MPPT, 25, 28	EPS-ADC.qsf, 79
ADC, 29	PARTITION_HIERARCHY
adc_clk, 29	EPS-ADC.qsf, 79
adc_curr, 30	PARTITION_NETLIST_TYPE
ADC_Curr_out, 26	EPS-ADC.qsf, 79
adc_volt, 30	PIN_A12
ADC_Volt_out, 27	EPS-ADC.qsf, 79
add_sub_sig, 27	PIN_A13
clockscaler, 29	EPS-ADC.qsf, 80
comp1, 30	PIN_A14
comp_out, 30	EPS-ADC.qsf, 80
duty_cycle, 30	PIN_A15
ieee, 27	EPS-ADC.qsf, 80
main_clk, 27	PIN_A5
MPPT_algoritme, 29	EPS-ADC.qsf, 80
MPPT_clk, 30	PIN_A7
numeric_std, 27	EPS-ADC.qsf, 80
PWM_clockscaler, 29	PIN_A8
pwm_comp, 31	EPS-ADC.qsf, 80
PWM_out, 27	PIN_A9
PWM_submodule, 31	EPS-ADC.qsf, 80
res_sig, 27	PIN_AA1
result_sig, 31	EPS-ADC.qsf, 81
result_sig_curr, 31	PIN AA10
result sig old, 31	EPS-ADC.qsf, 80
result_sig_volt, 31	PIN AA12
sixteenBitComparator, 32	EPS-ADC.qsf, 81
std_logic_1164, 27	PIN AA13
top, 39	EPS-ADC.qsf, 81
vej_h, 32	PIN AA14
MPPT.vhd, 108	EPS-ADC.qsf, 81
MPPT_algoritme	PIN AA15
MPPT, 29	EPS-ADC.gsf, 81
MPPT_clk	PIN AA17
MPPT, 30	EPS-ADC.qsf, 81
WI 1 1, 50	PIN AA18
numeric_std	EPS-ADC.qsf, 81
adc, 9	PIN_AA19
adder, 11	EPS-ADC.qsf, 81
DE0_CV_golden_top, 19	PIN AA2
MPPT, 27	EPS-ADC.qsf, 82
PWM_submodule, 34	PIN AA20
T WWI_Submodule, 54	_
OPTIMIZATION_TECHNIQUE	EPS-ADC.qsf, 82
EPS-ADC.qsf, 78	PIN_AA22
OPTIMIZE HOLD TIMING	EPS-ADC.qsf, 82
EPS-ADC.qsf, 78	PIN_AA7
OPTIMIZE_MULTI_CORNER_TIMING	EPS-ADC.qsf, 82
EPS-ADC.qsf, 78	PIN_AA8
ORIGINAL QUARTUS VERSION	EPS-ADC.qsf, 82
EPS-ADC.qsf, 78	PIN_AA9
El O ADO.qui, 10	EPS-ADC.qsf, 82

PIN_AB10	PIN_D12
EPS-ADC.qsf, 82	EPS-ADC.qsf, 86
PIN_AB11	PIN_D13
EPS-ADC.qsf, 82	EPS-ADC.qsf, 86
PIN_AB12	PIN_D17
EPS-ADC.qsf, 83	EPS-ADC.qsf, 86
PIN AB13	PIN D3
EPS-ADC.qsf, 83	EPS-ADC.qsf, 86
PIN AB15	PIN E10
EPS-ADC.qsf, 83	EPS-ADC.qsf, 86
• •	• •
PIN_AB17	PIN_E12
EPS-ADC.qsf, 83	EPS-ADC.qsf, 87
PIN_AB18	PIN_E14
EPS-ADC.qsf, 83	EPS-ADC.qsf, 87
PIN_AB20	PIN_E15
EPS-ADC.qsf, 83	EPS-ADC.qsf, 87
PIN_AB21	PIN_E16
EPS-ADC.qsf, 83	EPS-ADC.qsf, 87
PIN_AB22	PIN E2
EPS-ADC.qsf, 83	EPS-ADC.qsf, 87
PIN AB5	PIN F12
EPS-ADC.qsf, 84	EPS-ADC.qsf, 87
PIN AB6	PIN F13
EPS-ADC.qsf, 84	EPS-ADC.qsf, 87
•	·
PIN_AB7	PIN_F14
EPS-ADC.qsf, 84	EPS-ADC.qsf, 87
PIN_AB8	PIN_F15
EPS-ADC.qsf, 84	EPS-ADC.qsf, 88
PIN_B10	PIN_G1
EPS-ADC.qsf, 84	EPS-ADC.qsf, 89
PIN_B11	PIN_G11
EPS-ADC.qsf, 84	EPS-ADC.qsf, 88
PIN_B12	PIN_G12
EPS-ADC.qsf, 84	EPS-ADC.qsf, 88
PIN_B13	PIN_G13
EPS-ADC.qsf, 84	EPS-ADC.qsf, 88
PIN_B15	PIN G15
EPS-ADC.qsf, 85	EPS-ADC.qsf, 88
PIN_B16	PIN_G16
	EPS-ADC.qsf, 88
EPS-ADC.qsf, 85	
PIN_B6	PIN_G17
EPS-ADC.qsf, 85	EPS-ADC.qsf, 88
PIN_B7	PIN_G18
EPS-ADC.qsf, 85	EPS-ADC.qsf, 88
PIN_C1	PIN_G2
EPS-ADC.qsf, 86	EPS-ADC.qsf, 89
PIN_C11	PIN_G8
EPS-ADC.qsf, 85	EPS-ADC.qsf, 89
PIN_C13	PIN_H10
EPS-ADC.qsf, 85	EPS-ADC.qsf, 89
PIN_C15	PIN_H11
EPS-ADC.qsf, 85	EPS-ADC.qsf, 89
PIN_C16	PIN_H13
EPS-ADC.qsf, 85	EPS-ADC.qsf, 89
PIN_C2	PIN_H14
EPS-ADC.qsf, 86	EPS-ADC.qsf, 89
PIN_C9	PIN_H15
EPS-ADC.qsf, 86	EPS-ADC.qsf, 89

DIN 1140	DINI MO4
PIN_H16	PIN_M21
EPS-ADC.qsf, 90	EPS-ADC.qsf, 93
PIN_H18	PIN_M22
EPS-ADC.qsf, 90	EPS-ADC.qsf, 93
PIN_H8	PIN_M6
EPS-ADC.qsf, 90	EPS-ADC.qsf, 93
PIN_J11	PIN_M7
EPS-ADC.qsf, 90	EPS-ADC.qsf, 94
PIN_J13	PIN_M8
EPS-ADC.qsf, 90	EPS-ADC.qsf, 94
·	-
PIN_J17	PIN_M9
EPS-ADC.qsf, 90	EPS-ADC.qsf, 94
PIN_J18	PIN_N1
EPS-ADC.qsf, 90	EPS-ADC.qsf, 94
PIN_J19	PIN_N16
EPS-ADC.qsf, 90	EPS-ADC.qsf, 94
PIN_J7	PIN_N19
EPS-ADC.qsf, 91	EPS-ADC.qsf, 94
PIN J8	PIN_N2
EPS-ADC.qsf, 91	EPS-ADC.qsf, 95
PIN K16	PIN N20
EPS-ADC.qsf, 91	EPS-ADC.qsf, 94
PIN K17	PIN_N21
EPS-ADC.qsf, 91	EPS-ADC.qsf, 94
•	
PIN_K19	PIN_N6
EPS-ADC.qsf, 91	EPS-ADC.qsf, 95
PIN_K20	PIN_N8
EPS-ADC.qsf, 91	EPS-ADC.qsf, 95
PIN_K21	PIN_N9
EPS-ADC.qsf, 91	EPS-ADC.qsf, 95
PIN_K22	PIN_P12
EPS-ADC.qsf, 91	EPS-ADC.qsf, 95
PIN K7	PIN P14
EPS-ADC.qsf, 92	EPS-ADC.qsf, 95
PIN K9	PIN P16
EPS-ADC.qsf, 92	EPS-ADC.qsf, 95
PIN L1	PIN_P17
-	
EPS-ADC.qsf, 92	EPS-ADC.qsf, 95
PIN_L17	PIN_P18
EPS-ADC.qsf, 92	EPS-ADC.qsf, 96
PIN_L18	PIN_P19
EPS-ADC.qsf, 92	EPS-ADC.qsf, 96
PIN_L19	PIN_P22
EPS-ADC.qsf, 92	EPS-ADC.qsf, 96
PIN_L2	PIN_P6
EPS-ADC.qsf, 92	EPS-ADC.qsf, 96
PIN L22	PIN P7
EPS-ADC.qsf, 92	EPS-ADC.qsf, 96
PIN L7	PIN P8
EPS-ADC.qsf, 93	EPS-ADC.qsf, 96
PIN_L8	
	PIN_P9
EPS-ADC.qsf, 93	EPS-ADC.qsf, 96
PIN_M16	PIN_R10
EPS-ADC.qsf, 93	=== : - : :
	EPS-ADC.qsf, 96
PIN_M18	PIN_R11
PIN_M18	PIN_R11
PIN_M18 EPS-ADC.qsf, 93	PIN_R11 EPS-ADC.qsf, 97

DW D -	B
PIN_R15	PIN_U17
EPS-ADC.qsf, 97	EPS-ADC.qsf, 100
PIN_R16	PIN_U2
EPS-ADC.qsf, 97	EPS-ADC.qsf, 101
PIN_R17	PIN_U20
EPS-ADC.qsf, 97	EPS-ADC.qsf, 101
PIN_R21	PIN_U21
EPS-ADC.qsf, 97	EPS-ADC.qsf, 101
PIN_R22	PIN U22
EPS-ADC.qsf, 97	EPS-ADC.qsf, 101
PIN R5	PIN U6
EPS-ADC.qsf, 97	EPS-ADC.qsf, 101
PIN R6	PIN U7
EPS-ADC.qsf, 98	EPS-ADC.qsf, 101
PIN R7	PIN U8
_	_
EPS-ADC.qsf, 98	EPS-ADC.qsf, 101
PIN_R9	PIN_V10
EPS-ADC.qsf, 98	EPS-ADC.qsf, 101
PIN_T10	PIN_V13
EPS-ADC.qsf, 98	EPS-ADC.qsf, 102
PIN_T12	PIN_V14
EPS-ADC.qsf, 98	EPS-ADC.qsf, 102
PIN_T13	PIN_V15
EPS-ADC.qsf, 98	EPS-ADC.qsf, 102
PIN_T14	PIN_V16
EPS-ADC.qsf, 98	EPS-ADC.qsf, 102
PIN T15	PIN V18
EPS-ADC.qsf, 98	EPS-ADC.qsf, 102
PIN T17	PIN V19
EPS-ADC.qsf, 99	EPS-ADC.qsf, 102
PIN_T18	PIN_V20
EPS-ADC.qsf, 99	EPS-ADC.qsf, 102
•	PIN V21
PIN_T19	_
EPS-ADC.qsf, 99	EPS-ADC.qsf, 102
PIN_T20	PIN_V6
EPS-ADC.qsf, 99	EPS-ADC.qsf, 103
PIN_T22	PIN_V9
EPS-ADC.qsf, 99	EPS-ADC.qsf, 103
PIN_T7	PIN_W16
EPS-ADC.qsf, 99	EPS-ADC.qsf, 103
PIN_T8	PIN_W19
EPS-ADC.qsf, 99	EPS-ADC.qsf, 103
PIN_T9	PIN_W2
EPS-ADC.qsf, 99	EPS-ADC.qsf, 103
PIN_U1	PIN_W21
EPS-ADC.qsf, 100	EPS-ADC.qsf, 103
PIN U10	PIN_W22
EPS-ADC.qsf, 100	EPS-ADC.qsf, 103
PIN_U11	PIN_W8
EPS-ADC.qsf, 100	EPS-ADC.qsf, 103
PIN_U12	PIN_W9
EPS-ADC.qsf, 100	EPS-ADC.qsf, 104
	-
PIN_U13	PIN_Y10
EPS-ADC.qsf, 100	EPS-ADC.qsf, 104
PIN_U15	PIN_Y11
EPS-ADC.qsf, 100	EPS-ADC.qsf, 104
PIN_U16	PIN_Y14
EPS-ADC.qsf, 100	EPS-ADC.qsf, 104

PIN_Y15	res_sig
EPS-ADC.qsf, 104	MPPT, 27
PIN_Y16	result
EPS-ADC.qsf, 104	adder, 11
PIN Y17	result sig
EPS-ADC.qsf, 104	arch, 13
PIN Y19	MPPT, 31
EPS-ADC.qsf, 104	result_sig_curr
PIN Y20	MPPT, 31
EPS-ADC.qsf, 105	result_sig_old
PIN Y21	MPPT, 31
EPS-ADC.qsf, 105	result_sig_out
PIN_Y22	adc, 9
EPS-ADC.qsf, 105	result_sig_volt
PIN_Y3	MPPT, 31
	rotate
EPS-ADC.qsf, 105	
PIN_Y9	arch, 13
EPS-ADC.qsf, 105	rotator
POWER_BOARD_THERMAL_MODEL	arch, 12
EPS-ADC.qsf, 105	saveA
POWER_PRESET_COOLING_SOLUTION	eightBitComparator, 22
EPS-ADC.qsf, 105	saveA16
PROJECT_CREATION_TIME_DATE	
EPS-ADC.qsf, 105	sixteenBitComparator, 37 saveB
PROJECT_OUTPUT_DIRECTORY	
EPS-ADC.qsf, 106	eightBitComparator, 22
PWM, 32	saveB16
cnt, 33	sixteenBitComparator, 37
PWM_clockscaler, 33	sel_sig
PWM_clockscaler_pro, 32	arch, 13
PWM_signal, 33	sixteenBitComparator, 35
PWM_clockscaler	altera, 36
MPPT, 29	altera_syn_attributes, 36
PWM, 33	exIn16, 37
PWM_clockscaler_pro	exOut16, 37
PWM, 32	ieee, 37
pwm_comp	MPPT, 32
MPPT, 31	saveA16, 37
PWM mes	saveB16, 37
top, 39	std_logic_1164, 37
PWM_out	sixteenBitComparator.vhd, 108
MPPT, 27	std_logic_1164
pwm_out	adc, 9
PWM_submodule, 34	adder, 11
PWM signal	DE0_CV_golden_top, 19
PWM, 33	eightBitComparator, 22
PWM_submodule, 33	fourBitComparator, 24
	MPPT, 27
clk, 34	PWM_submodule, 35
duty_cycle, 34	sixteenBitComparator, 37
ieee, 34	std_logic_unsigned
MPPT, 31	DE0_CV_golden_top, 20
numeric_std, 34	STRATIX_DEVICE_IO_STANDARD
pwm_out, 34	EPS-ADC.qsf, 106
std_logic_1164, 35	STRATIXII_CONFIGURATION_DEVICE
PWM_submodule.vhd, 108	EPS-ADC.qsf, 106
OID EILE	STRATIXV_CONFIGURATION_SCHEME
QIP_FILE EBS ADC get 106	EPS-ADC.qsf, 106
EPS-ADC.qsf, 106	struct, 38
	Struct, ou

```
tmp, 38
SW
    DE0_CV_golden_top, 20
SYNTH_TIMING_DRIVEN_SYNTHESIS
    EPS-ADC.qsf, 106
tmp
    struct, 38
top, 38
    eps_mppt1, 38
    MPPT, 39
    PWM_mes, 39
TOP_LEVEL_ENTITY
    EPS-ADC.qsf, 106
u_dataa
    arch, 14
u_datab
    arch, 14
u\_result
    arch, 14
ud
    fourBitComparator, 24
USE_CONFIGURATION_DEVICE
    EPS-ADC.qsf, 106
vej_h
    MPPT, 32
VHDL_FILE
    EPS-ADC.qsf, 107
VHDL_INPUT_VERSION
    EPS-ADC.qsf, 108
VHDL_SHOW_LMF_MAPPING_MESSAGES
    EPS-ADC.qsf, 108
```