




HEXFET® Power MOSFET

100A_①

Application

- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- DC/DC converters
- DC/AC Inverters



V _{DSS}	40V
R _{DS(on) typ.}	0.95 m Ω
max	1.25m Ω
D (Silicon Limited)	265A①


Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free, RoHS Compliant



D (Package Limited)

Daga mant number	Deakers Tyre	Package Type Standard Pack Form Quantity		Oudevable Dout Neurober
Base part number	Раскаде Туре			Orderable Part Number
IRFH7084PbF	PQFN 5mm x 6mm	Tape and Reel	4000	IRFH7084TRPbF






Fig 1. Typical On-Resistance vs. Gate Voltage

Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximium Rating

Symbol	Parameter	Max.	Units
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	40	
I _D @ T _{C(Bottom)} = 25°C	Continuous Drain Current, V _{GS} @ 10V	265 ①	A
I _D @ T _{C(Bottom)} = 100°C	Continuous Drain Current, V _{GS} @ 10V	170①	_ ^
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V (Package Limited)	100①	
I _{DM}	Pulsed Drain Current ①	400	Α
	Linear Derating Factor	1.25	W/°C
$P_D @ T_C = 25^{\circ}C$	Max Power Dissipation	156	
V_{GS}	Gate-to-Source Voltage	± 20	V
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C

Avalanche Characteristics

E _{AS (Thermally limited)}	Single Pulse Avalanche Energy ②	185	m l
E _{AS} (Thermally limited)	Single Pulse Avalanche Energy ®	431	mJ
I _{AR}	Avalanche Current ①	Coo Fig 14 15 220	Α
E _{AR}	Repetitive Avalanche Energy ①	See Fig 14, 15, 23a,	mJ

Thermal Resistance

	Parameter	Тур.	Max.	Units
R ₀ JC (Bottom)	Junction-to-Case ⑦	0.5	0.8	
R ₀ JC (Top)	Junction-to-Case		21	°C/\\/
$R_{ heta JA}$	Junction-to-Ambient ®		35	°C/W
R _{0JA} (<10s)	Junction-to-Ambient ®		20	

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	40			V	$V_{GS} = 0V, I_{D} = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.034		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance		0.95	1.25	mΩ	$V_{GS} = 10V, I_D = 100A$
$V_{GS(th)}$	Gate Threshold Voltage	2.2		3.9	V	$V_{DS} = V_{GS}, I_{D} = 150 \mu A$
	Drain to Course Leakage Current			1.0		V_{DS} =40 V, V_{GS} = 0V
I _{DSS}	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage			100	- Λ	$V_{GS} = 20V$
I _{GSS}	Gate-to-Source Reverse Leakage	ate-to-Source Reverse Leakage — -100	nA	V _{GS} = -20V		
R_G	Gate Resistance		1.4		Ω	

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 0.037mH, $R_G = 50\Omega$, $I_{AS} = 100A$, $V_{GS} = 10V$.
- $\exists \quad I_{SD} \leq 100A, \ di/dt \leq 994A/\mu s, \ V_{DD} \leq V_{(BR)DSS}, \ T_J \leq 150^{\circ}C.$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- \odot C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- $\ensuremath{\mathfrak{D}}$ R_{θ} is measured at T_J approximately 90°C.
- ® Limited by T_{Jmax} , starting $T_J = 25$ °C, L = 1mH, $R_G = 50\Omega$, $I_{AS} = 29A$, $V_{GS} = 10V$.
- When mounted on 1 inch square PCB (FR-4). Please refer to AN-994 for more details: http://www.infineon.com/technical-info/appnotes/an-994.pdf

2017-01-24



Dynamic Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
gfs	Forward Transconductance	120			S	V _{DS} = 10V, I _D =100A
Q_g	Total Gate Charge		127	190		I _D = 100A
Q_{gs}	Gate-to-Source Charge		35		nC	V _{DS} = 20V
Q_{gd}	Gate-to-Drain Charge		41		IIIC	V _{GS} = 10V
Q _{sync}	Total Gate Charge Sync. (Qg- Qgd)		195			
$t_{d(on)}$	Turn-On Delay Time		16			V _{DD} = 20V
t _r	Rise Time		31			I _D = 30A
$t_{d(off)}$	Turn-Off Delay Time		64		ns	$R_G = 2.7\Omega$
t _f	Fall Time		34			V _{GS} = 10V4
C _{iss}	Input Capacitance		6560			V _{GS} = 0V
C _{oss}	Output Capacitance		940			V _{DS} = 25V
C_{rss}	Reverse Transfer Capacitance		650		pF	f = 1.0MHz, See Fig.5
C _{oss eff.(ER)}	Effective Output Capacitance (Energy Related)		1120			V _{GS} = 0V, VDS = 0V to 32V [®] See Fig.11
$C_{\text{oss eff.}(TR)}$	Output Capacitance (Time Related)		1300			V _{GS} = 0V, VDS = 0V to 32V⑤

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode) ①			100①		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			400		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 100A, V_{GS} = 0V $ ④
dv/dt	Peak Diode Recovery dv/dt 3		4.5		V/ns	$T_J = 150^{\circ}C, I_S = 100A, V_{DS} = 40V$
+	Payoroa Pagayary Tima		36		20	$T_J = 25^{\circ}C$ $V_{DD} = 34V$
t _{rr}	Reverse Recovery Time		37		ns	$T_J = 125^{\circ}C$ $I_F = 100A$,
	Davoras Dasavary Charge		38		20	$T_J = 25^{\circ}C$ di/dt = 100A/ μ s ④
Q_{rr}	Reverse Recovery Charge		40		nC	<u>T_J = 125°C</u>
I _{RRM}	Reverse Recovery Current		1.7		Α	T _J = 25°C






Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature




Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 9. Typical Source-Drain Diode Forward Voltage




Fig 11. Drain-to-Source Breakdown Voltage




Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy




Fig 13. Typical On-Resistance vs. Drain Current






Fig 14. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 15. Typical Avalanche Current vs. Pulse width




Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.infineon.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every

- 2. Safe operation in Avalanche is allowed as long as T_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 13) PD (ave) = 1/2 ($1.3 \cdot BV \cdot I_{av}$) = $\Delta T / Z_{thJC}$

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

 $E_{AS (AR)} = P_{D (ave)} t_{av}$

6 2017-01-24






Fig 17. Threshold Voltage vs. Temperature




Fig 18. Typical Recovery Current vs. dif/dt




Fig 19. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt






Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 24b. Switching Time Waveforms





Fig 25b. Gate Charge Waveform

8



PQFN 5x6 Outline "B" Package Details




DIM	MILLIM	IITERS	I IN	CH
SYMBOL	MIN	MAX	MIN	MAX
A	0.800	0.900	0.0315	0.0543
A1	0.000	0.050	0.0000	0.0020
A3	0.20	0 REF	0.007	'9 REF
b	0.350	0.470	0.0138	0.0185
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.150	0.450	0.0059	0.0177
D	5.00	0 BSC	0.196	9 BSC
D1	4.75	0 BSC	0.1870 BSC	
D2	4.100	4.300	0.1614	0.1693
E	6.00	0 BSC	0.2362 BSC	
E1	5.75	0 BSC	0.2264 BSC	
E2	3.380	3.780	0.1331	0.1488
е	1.27	0 REF	0.05	OO REF
e1	2.80	00 REF	0.11	02 REF
K	1.200	1.420	0.0472	0.0559
L	0.710	0.900	0.0280	0.0354
Р	0*	12°	0,	12°
R	0.200	REF	0.007	9 REF
R2	0.150	0.200	0.0059	0.0079

Note:

- Dimensions and toleranceing confirm to ASME Y14.5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- 4. Radius on terminal is Optional

PQFN 5x6 Outline "G" Package Details



DIM	MILLIMETERS		[]	NCH	
SYMBOL	MIN.	MAX.	MIN.	MAX.	
Α	0.950	1.050	0.0374	0.0413	
A1	0.000	0.050	0.0000	0.0020	
А3	0.254	REF	0.0100	REF	
Ь	0.310	0.510	0.0122	0.0201	
b1	0.025	0.125	0.0010	0.0049	
b2	0.210	0.410	0.0083	0.0161	
b3	0.180	0.450	0.0071	0.0177	
D	5.150 BSC		0.2028 BSC		
D1	5.000	BSC	0.1969	BSC	
D2	3.700	3.900	0.1457	0.1535	
Е	6.150	BSC	0.2421	BSC	
E1	6.000	BSC	0.2362 BSC		
E2	3.560	3.760	0.1402	0.1488	
E3	2.270	2.470	0.0894	0.0972	
е	1.27	REF	0.050) REF	
K	0.830	1.400	0.0327	0.0551	
Ĺ	0.510	0.710	0.0201	0.0280	
L1	0.510	0.710	0.0201	0.0280	
Р	10 deg	12 deg	0 deg	12 deg	

Note:

- Dimensions and toleranceing confirm to ASME Y14.5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- 4. Radius on terminal is Optional


For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136: http://www.infineon.com/technical-info/appnotes/an-1136.pdf

For more information on package inspection techniques, please refer to application note AN-1154: http://www.infineon.com/technical-info/appnotes/an-1154.pdf


Note: For the most current drawing please refer to IR website at http://www.infineon.com/package/




PQFN 5x6 Part Marking



PQFN 5x6 Tape and Reel



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at http://www.infineon.com/package/



Qualification information[†]

Ovalification level	Industrial ^{††}			
Qualification level	(per JEDEC JESD47F ^{††} guidelines)			
Moisture Sensitivity Level	PQFN 5mmx 6mm	MSL1 (per JEDEC J-STD-020D ^{††})		
RoHS compliant	Yes			

- † Qualification standards can be found at International Rectifier's web site: http://www.infineon.com/product-info/reliability/
- †† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments
10/16/2014	Add Pd at tc=25C on Absolute Max Rating table on page 2
03/05/2015	 Updated E_{AS (L=1mH)} = 431mJ on page 2 Updated note 8 "Limited by T_{Jmax}, starting T_J = 25°C, L = 1mH, R_G = 50Ω, I_{AS} = 29A, V_{GS} =10V" on page 2
03/19/2015	Updated package outline on page 9.
01/24/2017	 Changed datasheet with Infineon logo - all pages Added package outline for "option G" on page 9. Added disclaimer on last page



Trademarks of Infineon Technologies AG

HVICTM, µIPMTM, µPFCTM, AU-ConvertIRTM, AURIXTM, C166TM, CanPAKTM, CIPOSTM, CIPURSETM, CoolDPTM, CoolGaNTM, COOLIRTM, CoolMOSTM, CoolSETTM, CoolSETTM, DI-POLTM, DirectFETTM, DrBladeTM, EconoBRIDGETM, EconoDUALTM, EconoPIMTM, EiceDRIVERTM, eupecTM, FCOSTM, GaNpowIRTM, HEXFETTM, HITFETTM, HybridPACKTM, iMOTIONTM, IRAMTM, ISOFACETM, IsoPACKTM, LEDrivIRTM, LITIXTM, MIPAQTM, ModSTACKTM, my-dTM, NovalithICTM, OPTIGATM, OPTIGATM, ORIGATM, ORIGATM, POWIRStageTM, PrimePACKTM, PrimeSTACKTM, PROFETTM, PRO-SILTM, RASICTM, REAL3TM, SmartLEWISTM, SOLID FLASHTM, SPOCTM, StrongIRFETTM, SupIRBuckTM, TEMPFETTM, TRENCHSTOPTM, TriCoreTM, UHVICTM, XHPTM, XMCTM

Trademarks updated November 2015

Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2016-04-19 Published by Infineon Technologies AG 81726 Munich, Germany

© 2016 Infineon Technologies AG. All Rights Reserved.

Do you have a question about this document?

Email: erratum@infineon.com

Document reference ifx1

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or **characteristics ("Beschaffenheitsgarantie").**

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

Please note that this product is not qualified according to the AEC Q100 or AEC Q101 documents of the Automotive Electronics Council.

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.