





IMPERIAL

Auto-Regressive Inference Accelerator


Digital VLSI Tapeout Project

Ilan Iwumbwe, Constantin Kronbichler, Petr Olšan, Ryan Voecks
18 June 2026



Architecture


Single-sequence decode



Memory-bandwidth bound, not compute bound. Each weight read once, never reused.

CISC vs RISC


CISC - Dedicated GEMV unit



Accelerator driven by complex commands from simple RISC-V core

- Pairs with simple RISC-V core, all **complexity in accelerator**
- **Memory coherency** is challenging
- **Cannot be changed** after tapeout

RISC - Extended RISC-V core




Small custom instructions integrated into RISC-V core

- Programming and **optimisation** shifted to **after tapeout**
- **Shared** frontend and cache hierarchy
- RISC-V core becomes much **more complicated**

GEMV inner loop

```
1  # dot product
2  lw x, x_addr
3  lw w, w_addr
4  dot.fp8 xw, x, w
5
6  # calculate scale factor
7  lw scale_x_fp8, scale_x_addr
8  lw scale_w_fp8, scale_w_addr
9  cvt.fp32.fp8 scale_x, scale_x_fp8
10 cvt.fp32.fp8 scale_w, scale_w_fp8
11 fmul scale_xw, scale_x, scale_w
12
13 # accumulate
14 fmac y, scale_xw, xw
15
16 # loop
17 addi i, i, 1
18 bne i, 256, loop
```




Mixed precision inference

- **Bandwidth bound:** $4\times$ smaller means $4\times$ faster
- **Scale factors cost extra multiplies:** trade memory for arithmetic intensity
- **Accumulation and activations in FP32;** downcast to FP8 for next GEMV

Scalar execution


```
1  # dot product
2  lw x, x_addr
3  lw w, w_addr
4  dot.fp8 xw, x, w
5
6  # calculate scale factor
7  lw scale_x_fp8, scale_x_addr
8  lw scale_w_fp8, scale_w_addr
9  cvt.fp32.fp8 scale_x, scale_x_fp8
10 cvt.fp32.fp8 scale_w, scale_w_fp8
11 fmul scale_xw, scale_x, scale_w
12
13 # accumulate
14 fmac y, scale_xw, xw
15
16 # loop
17 addi i, i, 1
18 bne i, 256, loop
```

Scalar in-order issue, out-of-order completion




RISC-V vector architecture

Data parallelism




A **vectorised dot product** is a **GEMV**.

Vector registers and vector length



Vector registers contain **multiple elements**. Runtime configurable vector length (**VL**) controls **register grouping**.

Special instructions




Custom data-movement ops: **pack** low-precision elements, **move** to/from scalar registers, **slide** between elements.

Multiplexing in space and time




Data parallel ops can be executed **in series** or **in parallel**.


Vector execution




Vector execution




Vector execution




Vector execution




Vector execution




Vector execution




Vector execution




Vector execution




Vector execution




Cache hierarchy



IO controller and config



Architecture




Design Verification

Integrating GCC

ISA definition

```
name: xa.vadd.vv  
ops: [vd, vs2, vs1]  
fields:  
  opcode: 0x0B  
  funct3: 0  
  funct7: 0x00
```

32-bit encoding



Code generation

Adds instruction identifiers and encodings to the compiler toolchain

Core unit tests

Hand-written RV32I unit test

```
li t0, 5000  
li t1, 2345  
sub a0, t0, t1
```

Compile

GCC

ELF

Verilator simulation

L1I BFM

ARIA core

L1D BFM

SVA checked every clock edge

check a0 =? 2655

Integrating Spike

Two things Spike must know

Decoding

name: xa.vadd.vx
opcode: 0x0B
funct3: 0
funct7: 0x01

Execution

$vd = vs2 + rs1$

Build

Builds a patched version of Spike

Patched Spike

Verify

```
xa.vsetvli 8  
li t1, 200  
xa.vmv.v.x v4, t1  
xa.vadd.vx v8, v4, t1  
xa.vmv.x.v a0, v8
```


```
$ spike program  
(spike) reg 0 a0
```

a0 = 400


PASS

Spike co-simulation

Co-simulation: RTL and Spike run the same program



DPI-C bridge



Scaling up

Core + co-simulation layer: unchanged

ARIA core + co-simulation scoreboard

Early: simple split BFM

L1I BFM

L1D BFM

Simple, fast iteration

With caches: full hierarchy

L1I cache

L1D cache

Unified L2

Memory BFM
Spike-backed

Realistic memory timing

Full system: FPGA + ASIC

L1I cache


L1D cache

L2 cache

FPGA I/O + off-chip DRAM
SPI + DDR BFM

Full system at speed

Constrained random verification




Coverage gaps


- **Vector alignment:** register index not even
- **Memory preamble:** load/store without a prior LUI/ADDI
- **Zero-base loads:** `rs1 = x0`
- **Small VL misalignment:** below-maximum vector load/store alignment
- **32-bit vector load:** needs 4-byte alignment

Physical Design

Automated PD flow




Critical paths




SRAM macro placement

(a) intended floorplan




3 clusters $\times$ 4 SRAM macros each

(b) what the autoplacer produced




12 macros, scattered, no clustering

Final taped-out die



SRAM replaced with flops.
Dense logic and wiring fill core


DRC violations across the die




~10 DRC violations survived auto-fix

DRC violations up close

(a) missing via




(b) missing metal




Testing

Test pins



Scan chains

Scan chain



Excluded from scan

Scalar RF

Vector RF ($\times 4$)

L1 / L2

Reset sync

Caveat

Excluded flops aren't gated while the chain shifts, so their contents corrupt.


Fix: add an enable to disable them during a scan.

ATPG (Modus)


Fault-tests the gates, assuming logic between scanned flops is purely **combinational**.

Excluded flops inject X, but Modus copes if told which are off-chain.


Test setup




Phase 1: first request



Phase 2: internal state




Phase 3: complete memory transaction




Phase 4: test programs

Run real programs, growing in size



Phase 5: hardware control



From idea to silicon in three months

- 1 Architecture** — vector RISC-V core, custom ISA extension, up to 4 uops/cycle
- 2 Verification** — spike co-simulation, force-riscv constrained-random tests, SVAs
- 3 Physical design** — automated nightly synthesis → P&R → DRC, final fixes by hand
- 4 Next: bring-up** — FPGA-driven incremental testing with scan chains and SPI

IMPERIAL

**Thank you.
Questions?**

Auto-Regressive Inference Accelerator
18 June 2026