

Salvador Jimenez

ECE 485 Project 2

Post Project Report: 32-bit RISC MIPS Processor

Due Date: November 20th, 2023

Mustafa Tahir, A20458481

Salvador Jimez Gomez, A20495915

Table of Contents:

- Abstract
- Introduction
- Design
- Test Results
- Concluding Remarks
- Appendices

Abstract

In this project, students will commence a project aimed at enabling them to become well-versed in FPGA design and to acquire practical experience in working with VHDL, one of the most commonly used hardware description languages. As the project progresses beyond the multiplexer implementation, students will find themselves delving deeper into the intricacies of processor architecture, instruction set design, and the myriad components that constitute a fully functional 32-bit RISC MIPS processor. This hands-on experience with industry-standard tools and the latest version of VHDL positions students for a comprehensive understanding of digital design and processor development.

Introduction

Our project kicks off with crafting a 32-bit processor capable of handling R-type, I-type, and J-type instructions. Our initial task involves building a datapath for a 5-stage MIPS pipeline—IF, ID, EX, MEM, and WB—each stage operating within a clock cycle.

The focus shifts to integrating the datapath and control logic for specific instructions, ensuring seamless execution. Our Arithmetic Logic Unit (ALU) follows a similar strategy. The aim is to establish a solid foundation, laying the groundwork for a versatile processor that accommodates diverse instruction types within the MIPS pipeline framework.

Implementation




Figure 1.0 - High Level overview of the datapath implementation


The pipeline architecture, comprising the five essential stages (IF, ID, EX, MEM, WB), underwent a systematic breakdown into structural models. These models were intricately interlinked under an encompassing CPU structural model, facilitating a comprehensive representation of the entire processor. Initially, the behavioral design phase involved the creation of individual components, each corresponding to a specific pipeline stage. For instance, components in the IF stage (PCMUX, PC, Instruction Memory, Adder) were independently implemented using behavioral models. Subsequently, these components were interconnected within a structural model encapsulated in a designated design file named IF Stage.

Following the creation of stage-specific files (IF_Stage, ID_Stage, EX_Stage, MEM_Stage, WB_Stage), an interconnection scheme was established under a consolidated structural model named CPU. The interconnections within this file were structured as follows:


 $\label{eq:stage} IF_Stage -> IF_ID_Reg -> ID_Stage -> ID_EX_Reg -> EX_Stage -> EX_MEM_Reg -> MEM_Stage -> MEM_WB_Reg -> WB_Stage$

This hierarchical breakdown of our design serves a crucial purpose, enabling a systematic approach to implementation, testing, and debugging for each stage of the pipeline. Consequently, each individual component possesses its dedicated test bench, and likewise, each stage is equipped with its own test bench, facilitating a modular and efficient development and validation process.


TestBench Results




Shift Left by 2 Simulation




ALU Control Simulation




Control Unit Simulation




Data Memory




SignExtend Simulation




Mux Simulation




PC Simulation




ALU Simulation




RegFile Simulation




ID Stage Simulation




EX Stage Simulation



MEM Stage Simulation



WB Stage Simulation



Processor Testbench

Concluding Remarks

The significance of the 5-stage MIPS pipeline cannot be overstated, as it forms the cornerstone of our processor architecture, providing a structured framework for the seamless execution of instructions. Our deliberate decision to initially focus on the pipeline sans memory management and control interface complexities speaks to our strategic approach in tackling one layer of intricacies at a time.

In essence, this concerted effort is directed towards establishing a robust foundation for our processor, navigating the intricate roadmap that accommodates a spectrum of instruction types while upholding the stringent demands inherent in the MIPS pipeline architecture. As we progress, we remain steadfast in our commitment to achieving a processor that not only meets the technical specifications but also reflects the culmination of strategic design thinking and meticulous execution.

Appendices

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

use IEEE.NUMERIC_STD.ALL;

entity tb_ALU is 
end tb_ALU;
```

```
architecture Behavioral of tb_ALU is
    signal tb_a1, tb_a2: std_logic_vector(31 downto 0);
    signal tb_alu_ctrl: std_logic_vector(3 downto 0);
    signal tb_Cin, tb_Cout: std_logic;
    signal tb_alu_rslt: std_logic_vector (31 downto 0);
uut: entity work.ALU(Behavioral)
    port map(
        in1 => tb a1,
        in2 => tb_a2,
        alu_ctrl => tb_alu_ctrl,
        Cin => tb_Cin,
        Cout => tb_Cout,
        alu rslt => tb alu rslt
 stim_proc: process
    tb a1 <= x"FFFF0000";</pre>
    tb a2 <= x"0000FFFF";
    tb_Cin <= '0';
    tb_alu_ctrl <= "0000"; --AND</pre>
    tb_alu_ctrl <= "0001"; --OR
    tb_alu_ctrl <= "0010"; --add, cout=0</pre>
    tb_Cin <= '1';
    tb alu_ctrl <= "0010"; --add, cout=1</pre>
    tb_alu_ctrl <= "0110"; --sub</pre>
    tb_alu_ctrl <= "1100"; --NOR
    tb_alu_ctrl <= "1111"; --random error</pre>
 end process;
end Behavioral;
```

```
entity tb_ALUControl is
end tb_ALUControl;
architecture Behavioral of tb_ALUControl is
signal tb_ALUOp: std_logic_vector(1 downto 0);
signal tb_FunctionCode: std_logic_vector(5 downto 0);
signal tb ALUOperation: std logic vector(3 downto 0);
        port map(
                    ALUOp => tb_ALUOp,
                    ALUOperation => tb_ALUOperation
stim_Proc: Process
tb_ALUOp <= "10";
tb_ALUOp <= "01";
tb_ALUOp <= "01";
tb ALUOp <= "10";
tb_FunctionCode <= "100000"; --add</pre>
tb_ALUOp <= "10";
tb_ALUOp <= "10";
tb_FunctionCode <= "100100"; -- and</pre>
```

```
tb ALUOp <= "10";
tb_FunctionCode <= "100101"; -- or</pre>
tb_ALUOp <= "10";
tb_FunctionCode <= "100111"; --nor</pre>
tb ALUOp <= "00";
tb ALUOp <= "00";
tb ALUOp <= "00";
end process;
end Behavioral;
entity tb_WB_Stage is
end tb_WB_Stage;
architecture Structural of tb_WB_Stage is
signal tb_MemtoReg, tb_RegWrite_in: std_logic;
signal tb_ReadData, tb_ALUresult: std_logic_vector(31 downto 0);
signal tb_WriteRegister_in: std_logic_vector(4 downto 0);
signal tb_WriteData: std_logic_vector(31 downto 0);
signal tb_RegWrite_out: std_logic;
signal tb_WriteRegister_out: std_logic_vector(4 downto 0);
uut: entity work.WB_Stage(Structural)
```

```
port map(
            MemtoReg=>tb_MemtoReg,
            RegWrite_in=>tb_RegWrite_in,
            ReadData=>tb_ReadData,
            ALUresult=>tb_ALUresult,
            WriteRegister_in=>tb_WriteRegister_in,
            WriteData=>tb WriteData,
            RegWrite_out=>tb_RegWrite_out,
            WriteRegister_out=>tb_WriteRegister_out
stim proc: process
    tb_MemtoReg<='1';</pre>
    tb_RegWrite_in<='1';</pre>
    tb_ReadData<=x"000000000";
    tb ALUresult<=x"FFFFFFE";</pre>
    tb_WriteRegister_in<="01100";</pre>
end process;
end Structural;
entity tb_ControlUnit is
end tb ControlUnit;
architecture Behavioral of tb_ControlUnit is
signal tb_OPcode: std_logic_vector(5 downto 0);
signal tb_RegDst, tb_MemRead, tb_MemtoReg, tb_MemWrite, tb_ALUSrc, tb_RegWrite, tb_PCscr:
std_logic;
signal tb_ALUOp: std_logic_vector(1 downto 0);
        port map(
                    OPcode => tb OPcode,
                     RegDst=> tb RegDst,
                    MemRead=>tb_MemRead,
                    MemtoReg=>tb_MemtoReg,
                    MemWrite=> tb_MemWrite,
                    ALUSrc=> tb_ALUSrc,
                    ALUOp => tb ALUOp,
                     RegWrite=> tb_RegWrite,
                    PCscr=> tb_PCscr
```

```
stim_proc: process
    tb_OPcode <= "000000"; --R-type
    tb OPcode<= "100011"; --lw
    tb_OPcode<= "000101"; --bne
    tb_OPcode<= "000100"; --beq
    tb_OPcode<= "101011"; --sw
    tb OPcode<= "000010"; --jump
    tb OPcode<= "001100"; --andi
    tb_OPcode<= "000101"; --bne
    tb_OPcode<= "111111"; --random error</pre>
end Behavioral;
entity tb_WB_Stage is
end tb_WB_Stage;
architecture Structural of tb WB Stage is
signal tb_MemtoReg, tb_RegWrite_in: std_logic;
signal tb_ReadData, tb_ALUresult: std_logic_vector(31 downto 0);
signal tb_WriteRegister_in: std_logic_vector(4 downto 0);
signal tb_WriteData: std_logic_vector(31 downto 0);
signal tb RegWrite out: std logic;
signal tb_WriteRegister_out: std_logic_vector(4 downto 0);
```

```
MemtoReg=>tb_MemtoReg,
            RegWrite in=>tb RegWrite in,
            ReadData=>tb_ReadData,
            ALUresult=>tb_ALUresult,
            WriteRegister_in=>tb_WriteRegister_in,
            WriteData=>tb_WriteData,
            RegWrite_out=>tb_RegWrite_out,
            WriteRegister_out=>tb_WriteRegister_out
stim_proc: process
    tb_MemtoReg<='1';</pre>
    tb RegWrite in<='1';</pre>
    tb ReadData<=x"000000000";</pre>
    tb ALUresult<=x"FFFFFFE";</pre>
    tb_WriteRegister_in<="01100";</pre>
end process;
end Structural;
entity tb shiftleft2 is
end tb_shiftleft2;
architecture Behavioral of tb_shiftleft2 is
signal tb_input, tb_output: std_logic_vector(31 downto 0);
       port map(
        input => tb input,
        output => tb_output
stim_proc: process
        tb_input <= x"FFFFFFF;</pre>
        tb input <= x"12345678";
        end process;
end Behavioral;
```

```
library IEEE;
entity tb_WB_Stage is
end tb_WB_Stage;
architecture Structural of tb_WB_Stage is
signal tb_MemtoReg, tb_RegWrite_in: std_logic;
signal tb_ReadData, tb_ALUresult: std_logic_vector(31 downto 0);
signal tb WriteRegister in: std logic vector(4 downto 0);
signal tb WriteData: std_logic_vector(31 downto 0);
signal tb_RegWrite_out: std_logic;
signal tb_WriteRegister_out: std_logic_vector(4 downto 0);
uut: entity work.WB_Stage(Structural)
            MemtoReg=>tb MemtoReg,
            RegWrite_in=>tb_RegWrite_in,
            ReadData=>tb ReadData,
            ALUresult=>tb_ALUresult,
            WriteRegister_in=>tb_WriteRegister_in,
            WriteData=>tb_WriteData,
            RegWrite_out=>tb_RegWrite_out,
            WriteRegister out=>tb WriteRegister out
stim_proc: process
    tb_MemtoReg<='1';</pre>
    tb_RegWrite_in<='1';</pre>
    tb ReadData<=x"000000000";</pre>
    tb ALUresult<=x"FFFFFFE";</pre>
    tb_WriteRegister_in<="01100";</pre>
end process;
end Structural;
entity tb_WB_Stage is
end tb_WB_Stage;
architecture Structural of tb_WB_Stage is
```

```
signal tb_MemtoReg, tb_RegWrite_in: std_logic;
signal tb ReadData, tb ALUresult: std logic vector(31 downto ∅);
signal tb_WriteRegister_in: std_logic_vector(4 downto 0);
signal tb_WriteData: std_logic_vector(31 downto 0);
signal tb RegWrite out: std logic;
signal tb_WriteRegister_out: std_logic_vector(4 downto 0);
begin
uut: entity work.WB Stage(Structural)
            MemtoReg=>tb_MemtoReg,
            RegWrite_in=>tb_RegWrite_in,
            ReadData=>tb_ReadData,
            ALUresult=>tb ALUresult,
            WriteRegister_in=>tb_WriteRegister_in,
            WriteData=>tb WriteData,
            RegWrite_out=>tb_RegWrite_out,
            WriteRegister_out=>tb_WriteRegister_out
stim_proc: process
    tb_MemtoReg<='1';</pre>
    tb_RegWrite_in<='1';</pre>
    tb ReadData<=x"000000000";</pre>
    tb_ALUresult<=x"FFFFFFE";</pre>
    tb_WriteRegister_in<="01100";</pre>
end process;
library IEEE;
entity tb_PC is
end tb PC;
architecture Behavioral of tb PC is
signal tb_Address_in, tb_Address_out: std_logic_vector(31 downto 0);
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk_period: time:= 400ns;
```

```
port map(
                    clk=>tb_clk,
                    rst => tb_reset,
                    Address_in =>tb_Address_in,
                    Address_out=>tb_Address_out
clk_process: process
    wait for clk_period/2;
    wait for clk_period/2;
end process;
stim_proc: process
    tb_Address_in<=x"12345678";</pre>
    tb_reset<= '1';</pre>
end process;
entity tb_DataMemory is
end tb_DataMemory;
architecture Behavioral of tb_DataMemory is
signal tb Address, tb WriteData, tb ReadData : std logic vector(31 downto ∅);
signal tb_MemWrite, tb_MemRead: std_logic;
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk_period: time:= 400ns;
```

```
port map (
                      Address => tb_Address,
                      WriteData => tb WriteData,
                      ReadData => tb_ReadData,
                     MemWrite => tb_MemWrite,
                     MemRead => tb MemRead,
clk_process: process
tb_clk <= '0';
wait for clk period/2;
tb_clk<= '1';
wait for clk_period/2;
end process;
stim_proc: process
tb_Address <= x"100000000"; -- modifiy address 0x1000 0000
tb_WriteData <= x"12345678";</pre>
tb_MemWrite <= '0';
tb_MemRead <= '0';</pre>
tb_MemWrite <= '0';</pre>
tb_MemRead <= '1';</pre>
tb_MemWrite <= '1';</pre>
tb_MemRead <= '0';</pre>
tb MemWrite <= '0';
tb_MemRead <= '1';</pre>
tb_Address <= x"10000004"; -- modify address 0x1000 0004
tb_WriteData <= x"12345678";</pre>
tb_MemWrite <= '0';
tb_MemRead <= '0';</pre>
```

```
tb_MemWrite <= '0';</pre>
tb MemRead <= '1';</pre>
tb_MemWrite <= '1';</pre>
tb_MemRead <= '0';</pre>
tb MemWrite <= '0';
tb_MemRead <= '1';</pre>
tb_MemRead <= '1';</pre>
tb Address<=x"10000000";
end process;
end Behavioral;
entity tb_PC is
end tb_PC;
architecture Behavioral of tb PC is
signal tb_Address_in, tb_Address_out: std_logic_vector(31 downto 0);
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk_period: time:= 400ns;
        port map(
                     clk=>tb clk,
                     rst => tb_reset,
                     Address_in =>tb_Address_in,
                     Address_out=>tb_Address_out
clk_process: process
    tb_clk <= '0';
    wait for clk_period/2;
```

```
tb_clk<= '1';
    wait for clk_period/2;
end process;
stim_proc: process
    tb_Address_in<=x"12345678";
    tb reset<= '1';</pre>
end process;
end Behavioral;
library IEEE;
entity tb_EX_Stage is
end tb EX Stage;
architecture Structural of tb_EX_Stage is
signal tb_Jump_in, tb_MemRead_in, tb_MemWrite_in, tb_MemtoReg_in, tb_RegWrite_in:
std_logic:= '0';
signal tb_ALUSrc, tb_RegDst: std_logic;
signal tb_ALUOp: std_logic_vector(1 downto 0);
signal tb_RT, tb_RD: std_logic_vector(4 downto 0);
signal tb_NPC_in, tb_ReadData1, tb_ReadData2, tb_SignExtend: std_logic_vector(31 downto 0);
signal tb_Jump_out, tb_MemRead_out, tb_MemWrite_out, tb_MemtoReg_out, tb_RegWrite_out:
std_logic:= '0';
signal tb wb WriteRegister: std logic vector(4 downto ∅);
signal tb_ALUresult, tb_JumpAddr, tb_WriteData: std_logic_vector( 31 downto 0);
    port map(
                RegWrite_in=>tb_RegWrite_in,
                RegWrite_out=>tb_RegWrite_out,
                MemtoReg_in=>tb_MemtoReg_in,
                MemtoReg out=>tb MemtoReg out
                MemWrite_in=>tb_MemWrite_in,
                MemWrite out=>tb MemWrite out,
```

```
MemRead_in=>tb_MemRead_in,
                 MemRead_out=>tb_MemRead_out,
                 Jump_in=>tb_Jump_in,
                 Jump_out=>tb_Jump_out,
                 RegDst=>tb RegDst,
                 ALUSrc=>tb_ALUSrc,
                 ALUOp=>tb_ALUOp,
                 RT=>tb RT,
                 RD=>tb_RD,
                NPC_in=>tb_NPC_in,
                 ReadData1=>tb_ReadData1,
                 ReadData2=>tb ReadData2,
                 SignExtend=>tb_SignExtend,
                 wb_WriteRegister=>tb_wb_WriteRegister,
                 ALUresult=>tb ALUresult,
                 JumpAddr=>tb_JumpAddr,
                WriteData=>tb WriteData
stim_proc: process
    tb_MemtoReg_in<='1';</pre>
    tb_RegDst<='1';</pre>
    tb_ALUSrc<= '0';
    tb_RegWrite_in<='1';</pre>
    tb_ReadData1<= x"00000017";</pre>
    tb_ReadData2<= x"00000019";</pre>
    tb_ALUOp<= "10";
    tb_SignExtend<=x"FFFF9022";</pre>
    tb_NPC_in<=x"000003EC";
    tb_RD<="10010";
    tb RT<="10011";
end Structural;
entity tb_ID_Stage is
```

```
end tb_ID_Stage;
architecture Structural of tb ID Stage is
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk_period: time:= 400ns;
signal tb_id_NPC_in, tb_id_Instruction, tb_wb_WriteData: std_logic_vector(31 downto 0);
signal tb_wb_RegWrite_in: std_logic;
signal tb wb WriteRegister: std logic vector(4 downto ∅);
signal tb_id_NPC_out, tb_id_ReadData1, tb_id_ReadData2, tb_id_SignExtend:
std_logic_vector(31 downto 0);
signal tb_id_RegDst, tb_id_ALUSrc, tb_id_Jump, tb_id_MemRead, tb_id_MemWrite,
tb_id_MemtoReg, tb_id_RegWrite_out: std_logic;
signal tb_id_ALUOp: std_logic_vector(1 downto 0);
signal tb_id_RD, tb_id_RT: std_logic_vector(4 downto 0);
uut: entity work.ID Stage(Structural)
    port map(
                rst => tb_reset,
                NPC_in=> tb_id_NPC_in,
                Inst=> tb id Instruction,
                wb_WriteData=> tb_wb_WriteData,
                wb_RegWrite_in=> tb_wb_RegWrite_in,
                wb WriteRegister=> tb wb WriteRegister,
                NPC_out=> tb_id_NPC_out,
                ReadData1=> tb_id_ReadData1,
                ReadData2=> tb_id_ReadData2,
                SignExtend1=> tb_id_SignExtend,
                ALUSrc=> tb id ALUSrc,
                PCscr=> tb id Jump,
                MemRead=> tb_id_MemRead,
                MemWrite=> tb_id_MemWrite,
                MemtoReg=> tb id MemtoReg,
                RegWrite out=>tb id RegWrite out,
                RegDst=>tb_id_RegDst,
                ALUOp=> tb_id_ALUOp,
                RD=> tb_id_RD,
                RT=> tb_id_RT
clk_process: process
```

```
wait for clk_period/2;
        wait for clk_period/2;
        end process;
stim_proc: process
    tb_id_NPC_in <= x"000003EC";</pre>
    tb_id_Instruction<= x"02339022";</pre>
    tb_wb_WriteData<= x"000000000";</pre>
    tb_wb_RegWrite_in<= '0';</pre>
    tb wb WriteRegister<= "00000";</pre>
    end process;
entity Tb_MUX is
end Tb_MUX;
architecture Behavioral of Tb_MUX is
signal tb_a : STD_LOGIC_VECTOR(31 downto 0);
signal tb_b : STD_LOGIC_VECTOR(31 downto 0);
signal tb_sel : STD_LOGIC;
signal tb_y : STD_LOGIC_VECTOR(31 downto 0);
uut: entity work.MUX(Behavioral)
    port map(
       a => tb_a,
        b => tb_b,
        y => tb_y
stim_proc : process
   tb_a <= x"ffffffff";</pre>
```

```
tb_b <= x"000000000";
    tb sel <= '0';
    tb_sel <= '1';
   --tb_a <= "11111";
   --tb_b <= "10101";
   --tb sel <= '0';
end process;
end Behavioral;
library IEEE;
entity tb_IF_stage is
architecture Structural of tb_IF_stage is
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk_period: time:= 400ns;
signal tb_JumpAddr, tb_NPC, tb_Instruction_out: std_logic_vector(31 downto 0);
signal tb_PCsrc: std_logic;
    port map(
                clk => tb_clk,
                rst => tb_reset,
                JumpAddr => tb_JumpAddr,
                NPC=> tb_NPC,
                Instruction_out=>tb_Instruction_out,
                PCsrc=>tb_PCsrc
clk_process: process
```

```
wait for clk_period/2;
    tb clk<= '1';
    wait for clk_period/2;
    end process;
stim_proc: process
    tb JumpAddr<=x"000000000";
    tb_reset<='0';</pre>
    tb PCsrc<='0';</pre>
    tb reset<='1';</pre>
end Structural;
library IEEE;
entity tb_InstructionMemory is
end tb_InstructionMemory;
architecture Behavioral of tb_InstructionMemory is
signal tb_Address : std_logic_vector(31 downto 0) := x"000003E4";
signal tb_Instruction: std_logic_vector(31 downto 0);
                Address => tb_Address,
                Inst => tb Instruction
stim_proc: process
        tb_Address <= x"0000003E8" or std_logic_vector(to_unsigned(i*4,32));</pre>
```

```
end process;
end Behavioral;
entity tb_MEM_Stage is
end tb_MEM_Stage;
architecture Structural of tb_MEM_Stage is
signal tb_clk: std_logic:= '0';
signal tb_reset: std_logic:= '0';
constant clk period: time:= 400ns;
signal tb_Jump, tb_MemRead, tb_MemWrite, tb_MemtoReg_in, tb_RegWrite_in: std_logic:='0';
signal tb_WriteRegister_in: std_logic_vector(4 downto 0);
signal tb Address in, tb WriteData: std logic vector(31 downto 0);
signal tb PCsrc,tb MemtoReg out, tb RegWrite out: std logic;
signal tb_WriteRegister_out: std_logic_vector(4 downto 0);
signal tb_Address_out, tb_ReadData: std_logic_vector(31 downto 0);
        port map(
                    Jump_in => tb_Jump,
                    MemRead=>tb_MemRead,
                    MemWrite=>tb MemWrite,
                    WriteRegister in=>tb WriteRegister in,
                    Address_in=>tb_Address_in,
                    WriteData=>tb_WriteData,
                    jump_out=>tb_PCsrc,
                    MemtoReg_in=>tb_MemtoReg_in,
                    RegWrite in=>tb RegWrite in,
                    MemtoReg out=>tb MemtoReg out,
                    RegWrite_out=>tb_RegWrite_out,
                    WriteRegister_out=>tb_WriteRegister_out,
                    Address_out=>tb_Address_out,
                    ReadData=>tb_ReadData
clk_process: process
```

```
wait for clk_period/2;
wait for clk_period/2;
end process;
stim_proc: process
    tb MemtoReg in<='1';</pre>
    tb_RegWrite_in<='1';</pre>
    tb_WriteRegister_in<="01100";</pre>
    tb_Address_in<=x"FFFFFFE";</pre>
    tb_WriteData<=x"00000019";</pre>
end process;
end Structural;
entity One_bit_RCA is
           Sum, COUT : out STD_LOGIC);
end One_bit_RCA;
architecture Behavioral of One_bit_RCA is
end Behavioral;
entity Four_bit_RCA is
    Port ( A,B : in STD_LOGIC_VECTOR (3 downto 0);
           Sum : out STD_LOGIC_VECTOR (3 downto 0);
           Cout : out STD_LOGIC);
architecture Structural of Four_bit_RCA is
Component One_bit_RCA
Port (
```

```
A,B,CIN: in STD_LOGIC;
    Sum,Cout: out STD_LOGIC
End Component;
signal s1,s2,s3: STD_LOGIC;
    A1: One_bit_RCA port map ( A(0), B(0), Cin, Sum(0), s1);
    A2: One_bit_RCA port map ( A(1), B(1), s1, Sum(1), s2);
    A3: One_bit_RCA port map ( A(2), B(2), s2, Sum(2), s3);
    A4: One bit RCA port map (A(3), B(3), s3, Sum(3), Cout);
end Structural;
use IEEE.NUMERIC STD.ALL;
    Port ( in1, in2: in STD_LOGIC_VECTOR (31 downto 0);
           Cin: in std logic;
           alu_ctrl : in STD_LOGIC_VECTOR (3 downto 0);
           Cout: out std logic;
           alu_rslt : out STD_LOGIC_VECTOR (31 downto 0));
end ALU;
architecture Behavioral of ALU is
signal temp_rslt: std_logic_vector(31 downto 0);
signal temp_add_rslt: std_logic_vector(31 downto 0);
signal temp_cout: std_logic;
Component Thirtytwo_bit_RCA
Port (
       A, B : in STD_LOGIC_VECTOR (31 downto 0);
       Sum : out STD_LOGIC_VECTOR (31 downto 0);
End Component;
RCA: Thirtytwo_bit_RCA port map ( in1, in2, Cin, temp_add_rslt, temp_cout);
                temp_rslt <= in1 and in2;</pre>
                temp_rslt <= std_logic_vector(unsigned(in1) - unsigned(in2));</pre>
```

```
temp_rslt <= temp_add_rslt;</pre>
                temp_rslt <= in1 nor in2;</pre>
                temp_rslt <= x"000000000";
           end case;
    end process;
alu_rslt <= temp_rslt;</pre>
Cout <= temp cout;</pre>
end Behavioral;
entity ALUControl is
    Port ( ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           FuncCode : in STD_LOGIC_VECTOR (5 downto 0);
           ALUOperation : out STD LOGIC VECTOR (3 downto 0));
end ALUControl;
architecture Behavioral of ALUControl is
    ALUOperation(∅) <= (FuncCode(∅) or FuncCode(3)) and ALUOp(1);
    ALUOperation(1) <= (not ALUOp(1)) or (not FuncCode(2));
    ALUOperation(2) \leftarrow (ALUOp(1) and FuncCode(1)) or ALUOp(\emptyset);
    ALUOperation(3) <= '0';
end Behavioral;
entity ControlUnit is
    Port ( OPcode : in STD_LOGIC_VECTOR (5 downto 0);
           ALUOp : out STD_LOGIC_VECTOR(1 downto 0);
           RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, PCscr : out STD LOGIC
end ControlUnit;
architecture Behavioral of ControlUnit is
    process(OPcode)
        case OPcode is
                     RegDst <= '1';
```

```
MemtoReg <= '1';</pre>
ALUSrc <= '0';
RegWrite <='1';</pre>
RegDst <= '1';</pre>
MemWrite <= '0';</pre>
ALUSrc <= '0';
RegWrite <='1';</pre>
RegDst <= '0';</pre>
MemtoReg <= '1';</pre>
ALUSrc <= '1';
RegWrite <='1';</pre>
RegDst <= 'X';</pre>
RegWrite <= '0';</pre>
RegDst <= 'X';</pre>
MemtoReg <= 'X';</pre>
RegWrite <='0';</pre>
RegDst <= '1';
MemtoReg<= '1';</pre>
```

```
MemWrite<= '0';</pre>
                      RegWrite<='1';</pre>
                      PCscr <= '0';
                      RegDst <= '1';</pre>
                      MemtoReg<= '0';</pre>
                      ALUOp<= "10";
                      MemWrite<= '0';</pre>
                      ALUSrc<= '1';
                      RegWrite<='1';</pre>
                      PCscr <= '0';
                      RegDst <= '1';
                      MemtoReg<= '0';</pre>
                      ALUOp<= "10";
                      MemWrite<= '0';</pre>
                      ALUSrc<= '1';
                      RegWrite<='1';</pre>
                      PCscr <= '0';
                 when others=> null;
                      RegDst <= '0';
                      MemRead<= '0';</pre>
                      MemtoReg<= '0';</pre>
                      ALUOp<= "00";
                      MemWrite<= '0';</pre>
                      RegWrite<='0';</pre>
    end process;
end Behavioral;
use IEEE.NUMERIC STD.ALL;
entity DataMemory is
            clk, rst: in STD_LOGIC;
            Address, WriteData : in STD_LOGIC_VECTOR (31 downto 0);
            MemRead, MemWrite : in std_logic;
            ReadData : out STD_LOGIC_VECTOR (31 downto 0));
end DataMemory;
architecture Behavioral of DataMemory is
type mem is array (0 to 20) of std_logic_vector(31 downto 0);
```

```
signal DataMem: mem := (x"00000001",
                         x"00000003",
                         x"00000004",
                         x"00000006",
                         x"00000007",
                         x"00000009",
                         x"00000010",
                         x"00000011",
                         x"00000013",
                         x"00000014",
                         x"00000017",
                         x"00000018",
                         x"00000019",
                         x"00000021"
    process(clk)
        DataMem<= (others=>'0'));
        elsif (rising edge(clk) and MemWrite = '1' ) then
            if Address < x"10000000" then
                DataMem(∅) <= WriteData;</pre>
                DataMem(to_integer(unsigned(Address)) - 268435456 / 4) <= WriteData;</pre>
      if (Address = "UUUUUUUUUUUUUUUUUUUUUUUUUUUUU" or Address < x"100000000") then
        ReadData<=x"000000000";
        elsif (MemRead='1') then
            ReadData <= DataMem((to_integer(unsigned(Address)) - 268435456) / 4);</pre>
    end process;
end Behavioral;
entity EX_MEM_Register is
           clk, rst, RegWrite_in, MemtoReg_in, MemWrite_in, MemRead_in, Jump_in : in
STD_LOGIC ;
           RegWrite_out, MemtoReg_out, MemWrite_out, MemRead_out, Jump_out : out STD_LOGIC;
```

```
ALUresult_in, WriteData_in, JumpAddr_in : in STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto 0);
           ALUresult out, WriteData out, JumpAddr out : out STD LOGIC VECTOR (31 downto 0);
           WriteRegister out : out STD LOGIC VECTOR (4 downto ∅)
end EX_MEM_Register;
architecture Behavioral of EX_MEM_Register is
    process(clk)
        if rst = '1' then
             RegWrite_out <= '0';</pre>
             MemWrite out<='0';</pre>
            MemRead out<='0';</pre>
            MemtoReg_out <= '0';</pre>
             Jump out<='0';</pre>
            WriteData_out<= x"000000000";</pre>
             WriteRegister out<= "00000";</pre>
             JumpAddr out<=x"000000000";</pre>
             ALUresult out<= x"000000000";
        elsif rising_edge(clk) then
                 RegWrite_out <= RegWrite_in;</pre>
                 MemtoReg_out <= MemtoReg_in;</pre>
                 MemWrite out<=MemWrite in;</pre>
                 MemRead_out<=MemRead_in;</pre>
                 Jump_out<=Jump_in;</pre>
                 ALUresult out<= ALUresult in;
                 WriteData_out<= WriteData_in;</pre>
                 WriteRegister_out<= WriteRegister_in;</pre>
                 JumpAddr_out<=JumpAddr_in;</pre>
    end process;
end Behavioral;
library IEEE;
entity EX_Stage is
           RegWrite_in, MemtoReg_in, MemWrite_in, MemRead_in, Jump_in, RegDst, ALUSrc : in
STD_LOGIC;
           RegWrite_out, MemtoReg_out, MemWrite_out, MemRead_out, Jump_out : out STD_LOGIC;
           ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           NPC_in, ReadData1, ReadData2, SignExtend : in STD_LOGIC_VECTOR (31 downto 0);
```

```
RT, RD : in STD_LOGIC_VECTOR (4 downto 0);
           JumpAddr, ALUresult, WriteData : out STD LOGIC VECTOR (31 downto ∅);
           wb WriteRegister: out STD LOGIC VECTOR (4 downto ∅));
end EX_Stage;
architecture Structural of EX Stage is
component ShiftLeft2 is
   Port ( input : in STD_LOGIC_VECTOR (31 downto 0);
           output : out STD_LOGIC_VECTOR (31 downto 0));
component Thirtytwo_bit_RCA is
   Port (
             A,B : in STD_LOGIC_VECTOR (31 downto 0);
               Cin : in STD_LOGIC;
               Sum : out STD LOGIC VECTOR (31 downto ∅);
               Cout : out STD_LOGIC);
end component;
   port(
           a, b: in std_logic_vector(31 downto 0);
           sel: in std logic;
            y: out std_logic_vector(31 downto 0)
end component;
   Port ( in1, in2 : in STD_LOGIC_VECTOR (31 downto 0);
          Cin: in std_logic;
           alu_ctrl : in STD_LOGIC_VECTOR (3 downto 0);
          Cout: out std_logic;
           alu_rslt : out STD_LOGIC_VECTOR (31 downto 0));
end component;
component ALUControl is
   Port ( ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           FuncCode : in STD_LOGIC_VECTOR (5 downto 0);
           ALUOperation : out STD_LOGIC_VECTOR (3 downto 0));
   port(
            input1,input2: in std_logic_vector(4 downto 0);
           ctrl: in std_logic;
           output: out std_logic_vector(4 downto 0)
signal signextend out, MUX32bit out: std logic vector(31 downto ♥);
signal MUX5bit_out: std_logic_vector(4 downto 0);
```

```
signal ALUControl_out: std_logic_vector(3 downto 0);
signal add c out, alu c out: std logic;
Shifter: Shiftleft2 port map(SignExtend, signextend_out);
RCA: Thirtytwo_bit_RCA port map(NPC_in, signextend_out, '0', JumpAddr, add_c_out);
MUX32bit: MUX port map(ReadData2, SignExtend, ALUSrc, MUX32bit_out);
A L U: ALU port map(ReadData1, MUX32bit out, '0', ALUControl out, alu c out, ALUresult);
A_L_U_ctrl: ALUControl port map (ALUOp, SignExtend(5 downto 0), ALUControl_out);
wb WriteRegister <= MUX5bit out;</pre>
RegWrite_out <= RegWrite_in;</pre>
MemtoReg out <= MemtoReg in;</pre>
MemWrite_out <= MemWrite_in;</pre>
MemRead_out <= MemRead_in;</pre>
Jump out <= Jump in;</pre>
WriteData <= ReadData2;</pre>
end Structural;
library IEEE;
entity ID_EX_Register is
    Port (
           RegWrite_in, MemtoReg_in, MemWrite_in, MemRead_in, Jump_in : in STD_LOGIC;
           RegWrite out, MemtoReg out, MemWrite out, MemRead out, Jump out : out STD LOGIC;
           RegDst_in, ALUSrc_in : in STD_LOGIC;
           ALUOp_in : in STD_LOGIC_VECTOR (1 downto 0);
           RegDst out, ALUSrc out : out STD LOGIC;
           ALUOp out : out STD LOGIC VECTOR (1 downto 0);
           NPC_in, A1_in, A2_in, signext_in: in std_logic_vector(31 downto 0);
           rt_in, rd_in: in std_logic_vector(4 downto 0);
           NPC_out, A1_out, A2_out, signext_out: out std_logic_vector(31 downto 0);
           rt out, rd out: out std logic vector(4 downto ∅)
end ID_EX_Register;
```

```
architecture Behavioral of ID_EX_Register is
             MemWrite out<='0';</pre>
             RegWrite_out <= '0';</pre>
             MemtoReg_out <= '0';</pre>
             MemRead out<='0';</pre>
             Jump out<='0';</pre>
             RegDst_out<='0';</pre>
             ALUOp out<= "00";
             NPC_out<= x"000000000";</pre>
             A1 out<= x"00000000";
             A2_out<= x"00000000";
             signext_out<= x"000000000";
             rd_out<="00000";
             elsif rising_edge(clk) then
                  RegWrite out <= RegWrite in;</pre>
                  MemtoReg_out <= MemtoReg_in;</pre>
                  MemWrite_out<=MemWrite_in;</pre>
                  MemRead_out<=MemRead_in;</pre>
                  Jump_out<=Jump_in;</pre>
                  RegDst out<=RegDst in;</pre>
                  ALUOp_out<= ALUOp_in;</pre>
                  NPC_out<= NPC_in;</pre>
                  A2_out<= A2_in;
                  signext_out<= signext_in;</pre>
                  rd out<=rd in;
    end if;
end process;
end Behavioral;
entity ID_Stage is
    Port ( clk, rst: in STD_LOGIC;
            NPC_in, Inst : in STD_LOGIC_VECTOR (31 downto 0);
            NPC_out : out STD_LOGIC_VECTOR (31 downto 0);
            wb_WriteRegister : in STD_LOGIC_VECTOR (4 downto 0);
```

```
wb_WriteData : in STD_LOGIC_VECTOR (31 downto 0);
           ReadData1, ReadData2, SignExtend1 : out STD_LOGIC_VECTOR (31 downto 0);
           RT, RD : out STD LOGIC VECTOR (4 downto 0);
           wb RegWrite in : in STD LOGIC;
           RegWrite_out, MemtoReg, MemWrite, MemRead, PCscr, RegDst, ALUSrc : out STD_LOGIC;
           ALUOp : out STD_LOGIC_VECTOR (1 downto 0)
end ID_Stage;
architecture Structural of ID_Stage is
component SignExtend is
           Input : in STD LOGIC VECTOR(15 downto 0);
           Output : out STD_LOGIC_VECTOR(31 downto 0)
component ControlUnit is
    port(
           OPcode : in STD_LOGIC_VECTOR (5 downto 0);
           RegDst, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite, PCscr: out STD LOGIC;
           ALUOp : out STD LOGIC VECTOR(1 downto 0)
end component;
    port(
           RegWrite,clk, rst : in STD_LOGIC;
           ReadRegister1,ReadRegister2,WriteRegister : in STD_LOGIC_VECTOR (4 downto 0);
           WriteData : in STD_LOGIC_VECTOR (31 downto 0);
           ReadData1, ReadData2 : out STD_LOGIC_VECTOR (31 downto 0)
end component;
Control: ControlUnit port map(Inst(31 downto 26), RegDst, MemRead, MemtoReg, MemWrite,
ALUSrc, RegWrite_out, PCscr, ALUOp);
RegFile: RegisterFile port map(clk, rst, wb_RegWrite_in, Inst(25 downto 21), Inst(20 downto
wb_WriteRegister, wb_WriteData,ReadData1, ReadData2);
EXT: SignExtend port map(Inst(15 downto 0), SignExtend1);
NPC_out <= NPC_in;</pre>
end Structural;
```

```
entity IF_ID_Register is
          clk, rst: in std logic;
          NPC_in,Inst_in : in STD_LOGIC_VECTOR (31 downto 0);
          NPC_out, Inst_out : out STD_LOGIC_VECTOR (31 downto 0));
end IF_ID_Register;
architecture Behavioral of IF_ID_Register is
   process(clk)
       if rst ='1' then
           NPC out <= x"000000000";
           elsif rising edge(clk) then
               NPC out <= NPC in;</pre>
       end if;
   end process;
end Behavioral;
library IEEE;
entity InstructionMemory is
   Port ( Address : in STD_LOGIC_VECTOR (31 downto 0);
           Inst : out STD LOGIC_VECTOR (31 downto 0));
end InstructionMemory;
architecture Behavioral of InstructionMemory is
type mem16by32 is array (0 to 20) of std_logic_vector(31 downto 0);
signal InstMem: mem16by32 := ( x"8E4B009C",--10001110010010110000000010011100 -- 0x0000
03E8 -- lw $t3, 300($s2)
                               x"AEEE0120",--101011101110011100000000100100000 -- 0x0000
03EC -- sw $t6, 400($s7)
                               x"16CD00C8",--00010110110011010000000011001000 -- 0x0000
03F0 --
          bne $s6, $t5, 200
                               x"01696820",--00000001011010010110100000100000
                                                                               -- 0x0000
03F4 --
          add $t5, $t3, $s1
                                                                              -- 0x0000
03F8 -- andi $s6,$t8,100
                               x"11F80064",--00010001111111000000000001100100 -- 0x0000
03FC -- beq $t7,$t8,100
                               x"012A9825",--00000001001010101001100000100101 -- 0x0000
0400 -- or $s3,$t1,$t2
                                           --Salvador
                               x"01F88824",--00000001111111000100010000100100 -- 0x0000
```

```
and $s1,$t7,$t8
                              --Nand part 1 --Mustafa
                                x"00114827",--000000000000100010100100000100111 -- 0x0000
          nor $t1,$zero,$s1 --Nand part 2 --Mustafa
                                x"00000000",
                                x"000000000"
    --0x0000 0358 \Rightarrow 10000 (decimal);
    Inst <= x"000000000" when Address = "UUUUUUUUUUUUUUUUUUUUUUUUUUU else
                   InstMem((to_integer(unsigned(Address)) - 1000) / 4);
end Behavioral;
library IEEE;
entity Processor is
end Processor;
architecture Structural of Processor is
component IF_Stage is
    port(
           JumpAddr : in STD_LOGIC_VECTOR (31 downto 0);
           NPC, Instruction out : out STD LOGIC VECTOR (31 downto ∅)
component IF_ID_Register is
    port(
           clk, rst: in std_logic;
           NPC_in, Inst_in : in STD_LOGIC_VECTOR (31 downto 0);
           NPC_out,Inst_out : out STD_LOGIC_VECTOR (31 downto 0)
end component;
```

```
component ID_Stage is
   port(
          clk,rst : in STD LOGIC;
          NPC in, Inst : in STD LOGIC VECTOR (31 downto ∅);
          NPC_out : out STD_LOGIC_VECTOR (31 downto 0);
          wb WriteRegister : in STD LOGIC VECTOR (4 downto ∅);
          wb_WriteData : in STD_LOGIC_VECTOR (31 downto 0);
          ReadData1, ReadData2, SignExtend1 : out STD_LOGIC_VECTOR (31 downto 0);
          RT, RD : out STD_LOGIC_VECTOR (4 downto 0);
          wb_RegWrite_in : in STD_LOGIC;
          RegWrite_out, MemtoReg, MemWrite, MemRead, PCscr, RegDst, ALUSrc : out STD LOGIC;
          ALUOp : out STD LOGIC VECTOR (1 downto 0)
component ID_EX_Register is
   port(
          clk,rst,RegWrite in, MemtoReg in, MemWrite in, MemRead in, Jump in, RegDst in,
ALUSrc_in : in STD_LOGIC;
          RegWrite out, MemtoReg out, MemWrite out, MemRead out, Jump out,
RegDst_out,ALUSrc_out : out STD_LOGIC;
          ALUOp in : in STD_LOGIC_VECTOR (1 downto 0);
          ALUOp_out : out STD_LOGIC_VECTOR (1 downto 0);
          NPC_in, A1_in, A2_in, signext_in: in std_logic_vector(31 downto 0);
          rt_in,rd_in: in std_logic_vector(4 downto 0);
          NPC_out, A1_out, A2_out, signext_out: out std_logic_vector(31 downto 0);
          rt_out, rd_out: out std_logic_vector(4 downto 0)
end component;
component EX_Stage is
   port(
          RegWrite_in,MemtoReg_in, MemWrite_in, MemRead_in, Jump_in, RegDst,ALUSrc : in
          RegWrite out, MemtoReg out, MemWrite out, MemRead out, Jump out : out STD LOGIC;
          ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
          NPC_in, ReadData1, ReadData2, SignExtend : in STD_LOGIC_VECTOR (31 downto 0);
          RT, RD : in STD_LOGIC_VECTOR (4 downto 0);
          JumpAddr, ALUresult, WriteData : out STD_LOGIC_VECTOR (31 downto 0);
          wb_WriteRegister: out STD_LOGIC_VECTOR (4 downto 0)
end component;
```

```
component EX_MEM_Register is
   port(
          clk,rst : in STD LOGIC;
           RegWrite_in,MemtoReg_in : in STD_LOGIC;
           RegWrite_out, MemtoReg_out : out STD_LOGIC;
           MemWrite_in, MemRead_in, Jump_in : in STD_LOGIC;
           MemWrite out, MemRead out, Jump out : out STD LOGIC;
           ALUresult_in, WriteData_in, JumpAddr_in : in STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister in : in STD LOGIC VECTOR (4 downto ∅);
          ALUresult_out, WriteData_out, JumpAddr_out : out STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_out : out STD_LOGIC_VECTOR (4 downto 0)
end component;
component MEM_Stage is
   port(
           clk, rst,Jump_in, MemRead, MemWrite, RegWrite_in, MemtoReg_in: in std_logic;
           Jump_out,RegWrite_out, MemtoReg_out : out STD_LOGIC;
           Address in, WriteData, JumpAddr in : in STD LOGIC VECTOR (31 downto 0);
           Address_out, ReadData, JumpAddr_out : out STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister in: in std logic vector(4 downto ∅);
           WriteRegister_out: out std_logic_vector(4 downto ∅)
end component;
component MEM WB Register is
   port(
           clk, rst, RegWrite_in, MemtoReg_in : in STD_LOGIC;
           RegWrite_out, MemtoReg_out : out STD_LOGIC;
           ReadData_in, ALUresult_in : in STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto 0);
           ReadData out, ALUresult out : out STD LOGIC VECTOR (31 downto 0);
           WriteRegister out : out STD LOGIC VECTOR (4 downto ∅)
end component;
component WB Stage is
   port(
           RegWrite_in, MemtoReg : in STD_LOGIC;
           ReadData, ALUresult : in STD_LOGIC_VECTOR (31 downto 0);
           WriteData : out STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto ∅);
          WriteRegister_out : out STD_LOGIC_VECTOR (4 downto 0);
           RegWrite out : out STD LOGIC
signal MEM_Jump_out, mem_RegWrite_out, mem_MemtoReg_out: std_logic;
```

```
signal MEM_JumpAddr_out, mem_Address_out, mem_ReadData_out: std_logic_vector(31 downto 0);
signal mem_WriteRegister: std_logic_vector(4 downto 0);
signal IF NPC, IF Instr: std logic vector(31 downto ∅);
signal wb_WriteRegister_out: std_logic_vector(4 downto 0);
signal wb WriteData out: std logic vector(31 downto ∅);
signal wb_RegWrite_out: std_logic;
signal id_ReadData1_out, id_ReadData2_out, id_SignExtend_out: std_logic_vector(31 downto 0);
signal id_RT_out, id_RD_out: std_logic_vector(4 downto 0);
signal
id_RegWrite_out,id_MemtoReg_out,id_MemWrite_out,id_MemRead_out,id_Jump_out,id_RegDst_out,id_
ALUSrc out: std logic;
signal id_ALUOp_out: std_logic_vector(1 downto 0);
signal ex RegWrite out, ex MemtoReg out, ex MemWrite out, ex MemRead out, ex Jump out:
std logic;
signal ex_JumpAddr_out, ex_ALUresult_out, ex_WriteData_out: std_logic_vector(31 downto 0);
signal ex_WriteRegister: std_logic_vector(4 downto ∅);
signal IF ID NPC, IF ID Instr: std logic vector(31 downto ∅);
signal ID NPC: std logic vector(31 downto ∅);
signal ID_EX_RegWrite, ID_EX_MemtoReg, ID_EX_MemWrite, ID_EX_MemRead, ID_EX_Jump,
ID_EX_RegDst, ID_EX_ALUSrc: std_logic;
signal ID_EX_ALUOp: std_logic_vector(1 downto 0);
signal ID_EX_NPC, ID_EX_A1, ID_EX_A2, ID_EX_Signext: std_logic_vector(31 downto 0);
signal ID EX RT, ID EX RD: STD LOGIC VECTOR(4 downto ∅);
signal EX MEM RegWrite, EX MEM MemtoReg, EX MEM MemWrite, EX MEM MemRead, EX MEM Jump:
std logic;
signal EX_MEM_ALUresult, EX_MEM_WriteData, EX_MEM_JumpAddr: std_logic_vector(31 downto 0);
signal EX_MEM_WriteRegister: std_logic_vector(4 downto 0);
signal MEM_WB_RegWrite, MEM_WB_MemtoReg: std_logic;
signal MEM WB ReadData, MEM WB ALUresult: std logic vector(31 downto 0);
signal MEM_WB_WriteRegister: std_logic_vector(4 downto ∅);
Stage IF: IF Stage port map(clk, rst, MEM Jump out, MEM JumpAddr out, IF NPC, IF Instr);
Reg1: IF_ID_Register port map(clk, rst, IF_NPC, IF_Instr, IF_ID_NPC, IF_ID_Instr);
Stage_ID: ID_Stage port map(clk, rst, IF_ID_NPC, IF_ID_Instr, ID NPC,
                            wb_WriteRegister_out, wb_WriteData_out,
                            id ReadData1 out,id ReadData2 out,
                            id_SignExtend_out,id_RT_out,id_RD_out,
                            wb_RegWrite_out,id_RegWrite_out,
                            id_MemtoReg_out,id_MemWrite_out,
                            id MemRead out,id Jump out,
```

```
id_RegDst_out,id_ALUSrc_out,id_ALUOp_out);
Reg2: ID EX Register port map(clk, rst, id RegWrite out, id MemtoReg out,
id_MemWrite_out,id_MemRead_out,id_Jump_out, id_RegDst_out,id_ALUSrc_out,
ID EX RegWrite, ID EX MemtoReg, ID EX MemWrite, ID EX MemRead, ID EX Jump, ID EX RegDst,
ID EX ALUSTC,
                              ID EX ALUOp, id ALUOp out,
ID_NPC,id_ReadData1_out,id_ReadData2_out,id_SignExtend_out,id_RT_out,id_RD_out,
                              ID EX NPC,ID EX A1,ID EX A2,ID EX Signext, ID EX RT,ID EX RD);
Stage EX: EX Stage port map(ID EX RegWrite,
ID_EX_MemtoReg,ID_EX_MemWrite,ID_EX_MemRead,ID_EX_Jump,ID_EX_RegDst,ID_EX_ALUSrc,
                            ex_RegWrite_out, ex_MemtoReg_out, ex_MemWrite_out,
ex MemRead out, ex Jump out, ID EX ALUOp,
                            ID_EX_NPC, ID_EX_A1, ID_EX_A2, ID_EX_Signext, ID_EX_RT,
ID EX RD,
                            ex_JumpAddr_out, ex_ALUresult_out, ex_WriteData_out,
ex_WriteRegister);
Reg3: EX_MEM_Register port map(clk, rst, ex_RegWrite_out, ex_MemtoReg_out, EX_MEM_RegWrite,
EX MEM MemtoReg,
                              ex_MemWrite_out, ex_MemRead_out, ex_Jump_out, EX_MEM_MemWrite,
EX_MEM_MemRead, EX_MEM_Jump,
                              ex_ALUresult_out, ex_WriteData_out,ex_JumpAddr_out,
ex_WriteRegister, EX_MEM_ALUresult,
                              EX MEM WriteData, EX MEM JumpAddr, EX MEM WriteRegister);
Stage_MEM: MEM_Stage port map(clk, rst, EX_MEM_Jump, EX_MEM_MemRead, EX_MEM_MemWrite,
EX MEM RegWrite,
                              EX MEM MemtoReg, MEM Jump out, mem RegWrite out,
mem_MemtoReg_out,
                              EX_MEM_ALUresult, EX_MEM_WriteData, EX_MEM_JumpAddr,
mem Address out,
                              mem ReadData out, MEM JumpAddr out, EX MEM WriteRegister,
mem WriteRegister);
Reg4: MEM_WB_Register port map(clk, rst, mem_RegWrite_out, mem_MemtoReg_out,
MEM WB RegWrite, MEM WB MemtoReg,
                              mem ReadData out, mem Address out, mem WriteRegister,
                              MEM WB ReadData, MEM WB ALUresult, MEM WB WriteRegister);
    Stage_WB: WB_Stage port map(MEM_WB_RegWrite, MEM_WB_MemtoReg, MEM_WB_ReadData,
MEM_WB_ALUresult,
                            wb_WriteData_out, MEM_WB_WriteRegister, wb_WriteRegister_out,
wb RegWrite out);
end Structural;
```

```
library IEEE;
entity EX Stage is
           RegWrite in, MemtoReg in, MemWrite in, MemRead in, Jump in, RegDst, ALUSrc : in
           RegWrite_out, MemtoReg_out, MemWrite_out, MemRead_out, Jump_out : out STD_LOGIC;
           ALUOp : in STD LOGIC VECTOR (1 downto ∅);
           NPC_in, ReadData1, ReadData2, SignExtend : in STD_LOGIC_VECTOR (31 downto 0);
           RT, RD : in STD_LOGIC_VECTOR (4 downto 0);
           JumpAddr, ALUresult, WriteData : out STD_LOGIC_VECTOR (31 downto ∅);
           wb WriteRegister: out STD LOGIC VECTOR (4 downto ∅));
end EX_Stage;
architecture Structural of EX_Stage is
component ShiftLeft2 is
   Port ( input : in STD_LOGIC_VECTOR (31 downto 0);
           output : out STD LOGIC VECTOR (31 downto ∅));
end component;
component Thirtytwo_bit_RCA is
             A,B : in STD_LOGIC_VECTOR (31 downto 0);
   Port (
              Sum : out STD_LOGIC_VECTOR (31 downto 0);
              Cout : out STD_LOGIC);
end component;
           a, b: in std_logic_vector(31 downto 0);
           sel: in std logic;
           y: out std_logic_vector(31 downto 0)
end component;
   Port ( in1, in2 : in STD_LOGIC_VECTOR (31 downto 0);
          Cin: in std_logic;
           alu_ctrl : in STD_LOGIC_VECTOR (3 downto 0);
          Cout: out std_logic;
           alu_rslt : out STD_LOGIC_VECTOR (31 downto 0));
component ALUControl is
   Port ( ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           FuncCode : in STD_LOGIC_VECTOR (5 downto 0);
```

```
ALUOperation : out STD_LOGIC_VECTOR (3 downto 0));
end component;
    port(
            input1,input2: in std_logic_vector(4 downto 0);
            ctrl: in std logic;
            output: out std_logic_vector(4 downto 0)
end component;
signal signextend out, MUX32bit out: std logic vector(31 downto ∅);
signal MUX5bit_out: std_logic_vector(4 downto 0);
signal ALUControl out: std logic vector(3 downto ∅);
signal add_c_out, alu_c_out: std_logic;
Shifter: Shiftleft2 port map(SignExtend, signextend_out);
RCA: Thirtytwo_bit_RCA port map(NPC_in, signextend_out, '0', JumpAddr, add_c_out);
MUX32bit: MUX port map(ReadData2, SignExtend, ALUSrc, MUX32bit out);
A_L_U: ALU port map(ReadData1, MUX32bit_out, '0', ALUControl_out, alu_c_out, ALUresult);
A_L_U_ctrl: ALUControl port map (ALUOp, SignExtend(5 downto 0), ALUControl_out);
wb_WriteRegister <= MUX5bit_out;</pre>
RegWrite_out <= RegWrite_in;</pre>
MemtoReg_out <= MemtoReg in;</pre>
MemWrite_out <= MemWrite_in;</pre>
MemRead_out <= MemRead_in;</pre>
Jump_out <= Jump_in;</pre>
WriteData <= ReadData2;</pre>
end Structural;
entity MEM WB Register is
    Port ( clk, rst, RegWrite_in, MemtoReg_in : in STD_LOGIC;
           RegWrite_out, MemtoReg_out : out STD_LOGIC;
           ReadData_in, ALUresult_in : in STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto ∅);
           ReadData out, ALUresult out : out STD LOGIC VECTOR (31 downto 0);
           WriteRegister_out : out STD_LOGIC_VECTOR (4 downto 0)
end MEM_WB_Register;
```

```
architecture Behavioral of MEM_WB_Register is
            RegWrite out <= '0';</pre>
            MemtoReg_out <= '0';</pre>
            elsif rising_edge(clk) then
                ReadData_out<= ReadData_in;</pre>
                ALUresult out<=ALUresult in;
                WriteRegister_out<=WriteRegister_in;</pre>
        end if;
end Behavioral;
    Port ( a : in STD_LOGIC_VECTOR(31 downto 0);
            b: in STD_LOGIC_VECTOR(31 downto 0);
            y : out STD_LOGIC_VECTOR(31 downto 0));
end MUX:
architecture Behavioral of MUX is
library IEEE;
    Port (
           clk, rst: in std_logic;
           Address_in : in STD_LOGIC_VECTOR (31 downto 0);
           Address_out : out STD_LOGIC_VECTOR (31 downto 0));
architecture Behavioral of PC is
type mem is array (0 to 0) of std_logic_vector(31 downto 0);
signal reg: mem;
signal temp:std_logic_vector(31 downto 0);
```

```
process(clk)
            reg(0) <= x''0000003E8'';
        elsif rising_edge(clk) then
                reg(∅) <= Address in;
            end if;
        end if;
end process;
Address out<= reg(∅);
end Behavioral;
entity Thirtytwo_bit_RCA is
    Port ( A,B : in STD_LOGIC_VECTOR (31 downto 0);
          Cin : in STD LOGIC;
           Sum : out STD_LOGIC_VECTOR (31 downto 0);
end Thirtytwo_bit_RCA;
architecture Structural of Thirtytwo bit RCA is
Component Four_bit_RCA
    Port (
    A,B: in STD_LOGIC_VECTOR (3 downto 0);
    Sum: out STD_LOGIC_VECTOR (3 downto 0);
End Component;
signal s1,s2,s3,s4,s5,s6,s7: STD LOGIC;
    a1:Four_bit_RCA port map ( A(3 downto 0), B(3 downto 0), Cin, Sum(3 downto 0), s1);
    a2:Four_bit_RCA port map ( A(7 downto 4), B(7 downto 4), s1, Sum(7 downto 4), s2);
    a3:Four_bit_RCA port map ( A(11 downto 8), B(11 downto 8), s2, Sum(11 downto 8), s3);
    a4: Four bit RCA port map ( A(15 downto 12), B(15 downto 12), s3, Sum(15 downto 12), s4);
    a5:Four_bit_RCA port map ( A(19 downto 16), B(19 downto 16), s4, Sum(19 downto 16), s5);
    a6:Four_bit_RCA port map ( A(23 downto 20), B(23 downto 20), s5, Sum(23 downto 20), s6);
    a7:Four_bit_RCA port map ( A(27 downto 24), B(27 downto 24), s6, Sum(27 downto 24), s7);
    a8:Four_bit_RCA port map ( A(31 downto 28), B(31 downto 28), s7, Sum(31 downto 28),
```

```
Port ( clk, rst, RegWrite : in STD_LOGIC;
           ReadRegister1,ReadRegister2, WriteRegister : in STD_LOGIC_VECTOR (0 to 4);
           WriteData : in STD_LOGIC_VECTOR (0 to 31);
          ReadData1, ReadData2 : out STD_LOGIC_VECTOR (0 to 31)
end RegisterFile;
architecture Behavioral of RegisterFile is
type reg is array (0 to 31) of std_logic_vector (31 downto 0);
signal reg_array: reg := ( x"00000000",--$zero
                           x"00000001",--$at
                           x"00000003",--$v1
                           x"00000012",--$t0
                           x"11111111",--$t2
                           x"00000011",--$t3
                           x"00000012",--$t4
                           x"000000000",--$t5
                           x"00000016",--$s0
                           x"00005000",--$s1
                           x"00000020",--$s4
                           x"00000021",--$s5
                           x"00000025",--$t9
                           x"00000027",--$k1
                           x"00000030",--$fp
                           x"00000031"--$ra
```

```
reg array(to integer(unsigned(WriteRegister))) <= (others => '0');
        elsif(rising_edge(CLK) and RegWrite = '1') then
            reg_array(to_integer(unsigned(WriteRegister))) <= WriteData;</pre>
end process;
    ReadData1 <= reg array(to integer(unsigned(ReadRegister1)));</pre>
    ReadData2 <= reg_array(to_integer(unsigned(ReadRegister2)));</pre>
end Behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity EX_MEM_Register is
    Port (
           clk, rst, RegWrite_in, MemtoReg_in, MemWrite_in, MemRead_in, Jump_in : in
           RegWrite_out, MemtoReg_out, MemWrite_out, MemRead_out, Jump_out : out STD_LOGIC;
           ALUresult_in, WriteData_in, JumpAddr_in : in STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto 0);
           ALUresult_out, WriteData_out, JumpAddr_out : out STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister out : out STD LOGIC VECTOR (4 downto ∅)
end EX MEM Register;
architecture Behavioral of EX_MEM_Register is
    process(clk)
        if rst = '1' then
            RegWrite_out <= '0';</pre>
            MemWrite out<='0';
            MemRead out<='0';</pre>
            MemtoReg_out <= '0';</pre>
            Jump_out<='0';</pre>
            WriteData_out<= x"000000000";</pre>
            WriteRegister_out<= "00000";</pre>
            JumpAddr out<=x"000000000";</pre>
            ALUresult_out<= x"000000000";
        elsif rising edge(clk) then
                 RegWrite_out <= RegWrite_in;</pre>
```

```
MemtoReg_out <= MemtoReg_in;</pre>
                MemWrite out<=MemWrite in;</pre>
                MemRead out<=MemRead in;</pre>
                Jump out<=Jump in;</pre>
                ALUresult_out<= ALUresult_in;</pre>
                WriteData_out<= WriteData_in;</pre>
                WriteRegister out<= WriteRegister in;</pre>
                JumpAddr_out<=JumpAddr_in;</pre>
        end if:
entity EX_Stage is
   Port (
           RegWrite_in, MemtoReg_in, MemWrite_in, MemRead_in, Jump_in, RegDst, ALUSrc : in
STD LOGIC;
           RegWrite_out, MemtoReg_out, MemWrite_out, MemRead_out, Jump_out : out STD_LOGIC;
           ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           NPC in, ReadData1, ReadData2, SignExtend : in STD LOGIC VECTOR (31 downto 0);
           RT, RD : in STD_LOGIC_VECTOR (4 downto 0);
           JumpAddr, ALUresult, WriteData : out STD_LOGIC_VECTOR (31 downto ♥);
           wb_WriteRegister: out STD_LOGIC_VECTOR (4 downto 0));
end EX_Stage;
architecture Structural of EX Stage is
component ShiftLeft2 is
   Port ( input : in STD_LOGIC_VECTOR (31 downto 0);
           output : out STD_LOGIC_VECTOR (31 downto 0));
end component;
component Thirtytwo_bit_RCA is
               A,B : in STD LOGIC VECTOR (31 downto 0);
   Port (
               Cin : in STD_LOGIC;
               Sum : out STD_LOGIC_VECTOR (31 downto 0);
               Cout : out STD_LOGIC);
   port(
            a, b: in std_logic_vector(31 downto 0);
            sel: in std_logic;
            y: out std_logic_vector(31 downto 0)
end component;
   Port ( in1, in2 : in STD_LOGIC_VECTOR (31 downto 0);
```

```
Cin: in std_logic;
           alu ctrl : in STD LOGIC VECTOR (3 downto ∅);
           Cout: out std logic;
           alu_rslt : out STD_LOGIC_VECTOR (31 downto 0));
    Port ( ALUOp : in STD_LOGIC_VECTOR (1 downto 0);
           FuncCode : in STD_LOGIC_VECTOR (5 downto 0);
           ALUOperation : out STD_LOGIC_VECTOR (3 downto 0));
end component;
component MUX 5bit is
    port(
            input1,input2: in std_logic_vector(4 downto 0);
            ctrl: in std_logic;
            output: out std logic vector(4 downto ∅)
end component;
signal signextend_out, MUX32bit_out: std_logic_vector(31 downto 0);
signal MUX5bit out: std logic vector(4 downto ∅);
signal ALUControl_out: std_logic_vector(3 downto 0);
signal add_c_out, alu_c_out: std_logic;
Shifter: Shiftleft2 port map(SignExtend, signextend_out);
RCA: Thirtytwo_bit_RCA port map(NPC_in, signextend_out, '0', JumpAddr, add_c_out);
MUX32bit: MUX port map(ReadData2, SignExtend, ALUSrc, MUX32bit_out);
A_L_U: ALU port map(ReadData1, MUX32bit_out, '0', ALUControl_out, alu_c_out, ALUresult);
A_L_U_ctrl: ALUControl port map (ALUOp, SignExtend(5 downto 0), ALUControl_out);
wb_WriteRegister <= MUX5bit_out;</pre>
RegWrite_out <= RegWrite_in;</pre>
MemtoReg out <= MemtoReg in;</pre>
MemWrite out <= MemWrite in;</pre>
MemRead out <= MemRead in;</pre>
Jump_out <= Jump_in;</pre>
WriteData <= ReadData2;</pre>
end Structural;
use IEEE.STD LOGIC 1164.ALL;
```

```
entity ShiftLeft2 is
   Port ( input : in STD_LOGIC_VECTOR (31 downto 0);
           output : out STD_LOGIC_VECTOR (31 downto 0));
end ShiftLeft2;
architecture Behavioral of ShiftLeft2 is
end Behavioral;
entity SignExtend is
    Port ( Input : in STD_LOGIC_VECTOR(15 downto 0);
           Output : out STD_LOGIC_VECTOR(31 downto 0));
end SignExtend;
architecture Behavioral of SignExtend is
Output <= x"0000" & Input when Input(15) = '0' else x"FFFF" & Input;
end Behavioral;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity WB_Stage is
    Port ( RegWrite_in, MemtoReg : in STD_LOGIC;
           ReadData, ALUresult : in STD_LOGIC_VECTOR (31 downto 0);
           WriteData : out STD_LOGIC_VECTOR (31 downto 0);
           WriteRegister_in : in STD_LOGIC_VECTOR (4 downto 0);
           WriteRegister_out : out STD_LOGIC_VECTOR (4 downto 0);
           RegWrite_out : out STD_LOGIC
end WB_Stage;
architecture Structural of WB_Stage is
    Port ( a, b : in STD_LOGIC_VECTOR(31 downto 0);
           y : out STD_LOGIC_VECTOR(31 downto 0)
end component;
```

```
begin
    MUX32bit: MUX port map(ReadData,ALUresult,MemtoReg,WriteData);
    RegWrite_out<=RegWrite_in;
    WriteRegister_out<= WriteRegister_in;
end Structural;</pre>
```