

# MIPS

---

- Microprocessor w/o Interlocked Pipelin Stages
  - A type of RISC (Reduced Instruction Set Computer) as opposite to the CISC such as the X86 micro-architecture.
  - RISC philosophy: Simple yet fast instructions, complicated stuff should be done by the assembler.
  - CISC philosophy: Complex instructions that can do complex things.

## Mips Instructions

- Instructions are written in the format `<instr> <parameter>`
- Each instruction takes its own line
- All instructions are 32 bits long. (that is, 4 bytes)
- Instruction address are measured in bytes, start point is address 0
  - **Thus, all instruction addresses are divisible by 4!**

## Assembly Language Instructions

---

### Converting from Assembly to Machine Code

Consider the operation `$t3 = $t1 + $t2`, which has assembly equivalent `add $t3, $t1, $t2`. Then, we can convert this into the equivalent machine code.

Opcode	Operand	Function
000000	01001 01010 01011 XXXXX	100000

Notice that here the opcode is 6'b0, since this operation is a R-type operation. The XXXXX in the syntax part is marks don't care values for the `<shamt>`

### R-type VS i-type arithmetic

In general, some instructions are R-type (meaning all operands are registers) and some are I-type (meaning they use an immediate/constant value in their operation). Here are some examples for each flavour

- R-Type: `add`, `addu`, `div`, `divu`, `mult`, `multu`, `sub`, `subu`...
- I-Type: `addi`, `addiu`...

### Converting From Assembly to Machine Code, Take II

We should do an example where we use a I-type instruction. Consider `$t2 = $t1 + 42`, which shall translate into `addi $t2, $t1, 42`. Notice that here the actual operation that was carried out is `$t = $s + SignExtend(i = 42)`. The equivalent machine code is

Opcode	Operand	Immediate
001000	01001 01010	0000000000101010

## Shift Instructions

Here is a list of common shift instructions

Insturction	Opcode/Function	Syntax	Operation
<code>sll</code>	000000	<code>\$d, \$t, \$s</code>	<code>\$d = \$t &lt;&lt; a</code>
<code>sllv</code>	000100	<code>\$d, \$t, \$s</code>	<code>\$d = \$t &lt;&lt; \$s</code>
<code>sra</code>	000011	<code>\$d, \$t, a</code>	<code>\$d = \$t &gt;&gt; a</code>
<code>srav</code>	000111	<code>\$d, \$t, \$s</code>	<code>\$d = \$t &gt;&gt; \$s</code>
<code>srl</code>	000010	<code>\$d, \$t, a</code>	<code>\$d = \$s &gt;&gt;&gt; a</code>
<code>srlv</code>	000110	<code>\$d, \$t, \$s</code>	<code>\$d = \$t &gt;&gt;&gt; \$s</code>

### Note:

- `srl` = "shift right logical"
- `sra` = "shift right arithmetic"
- `v` denotes a variable number of bits, specified by `$s`
- `a` is the shift amount, and is stored in the `shamt` when encoding the R-type machine code instructions

## Data Movement Instructions

Insturction	Opcode/Functions	Syntax	Operation
<code>mfhi</code>	010000	<code>\$d</code>	<code>\$d = hi</code>
<code>mflo</code>	010010	<code>\$d</code>	<code>\$d = lo</code>
<code>mthi</code>	010001	<code>\$s</code>	<code>hi = \$s</code>
<code>mtlo</code>	010011	<code>\$s</code>	<code>lo = \$s</code>

These are R-type instructions for operating on the HI and LO registers described earlier.

## ALU instructions

For the ALU instructions, most are R-type instructions. Thus, they mostly have the 6'b0 opcodes. **However, not all R-type instructions have I-type equivalent.** This is due to the philosophy of the RISC architecture, which states that an operation doesn't need an instruction if it can be performed through multiple existing operations.

## Converting Programs and Assembly - Fibonacci Sequence Example

```
int fib(void) {
    int n = 10;
    int f1 = 1, f2 = -1;

    while (n != 0) {
        f1 = f1 + f2;
        f2 = f1 - f2;
        n = n - 1;
    }
    return f1;
}
```

In assembly code

```
# fib.asm
# register usage: $t3 = n, $t4 = f1, $t5 = f2

FIB:    addi $t3, $zero, 10      # Init to n = 10
        addi $t4, $zero, 1      # Init to f1 = 1
        addi $t5, $zero, -1     # Init to f2 = -1
LOOP:   beq $t3, $zero, END      # Until n = 0, then jump to END
        add $t4, $t4, $t5       # f1 = f1 + f2
        sub $t5, $t4, $t5       # f2 = f1 - f2
        addi $t3, $t3, -1       # n = n - 1
        j LOOP                  # REPEAT
END:    sb $t4, 0($sp)          # store the result
```

## Control Flow in Assembly

- Not all programs follow a linear set of instructions.
  - Some operations require the code to branch to one section of code or another, e.g. IF/ELSE calls
  - Some require the code to jump back and repeat a section of code again (FOR/WHILE)
- For this, we have labels on the left hand side that indicate the points that the program flow might need to jump to.
  - Reference to these points the assembly code are resolved at compile time to offset values for the program counter.

## Jump Instructions

Instruction	Opcode/Function	Syntax	Operation
-------------	-----------------	--------	-----------

Instruction	Opcode/Function	Syntax	Operation
<code>j</code>	000010	<code>label</code>	$pc = (pc \& 0xF0000000)   (i \ll 2)$
<code>jal</code>	000011	<code>label</code>	$\$31 = pc + 4; pc = (pc \& 0xF0000000)   (i \ll 2)$
<code>jalr</code>	001001	<code>\$s</code>	$\$31 = pc + 4; pc = \$s$
<code>jr</code>	001000	<code>\$s</code>	$pc = \$s$

- `jal` = "jump and link"
  - Register `$31` (aka `$ra`) stores the address that is used when returning from a subroutine
- **Note:** `jr` and `jalr` are jumps, but not J-type instructions.

More on `jr` and `jalr` (Jump to Registers)

- For instructions such as `jr $ra` and `jalr $t0`.
- The processor moves the address stored in `$ra` and `$t0` into the program counter.
  - The next instruction to be fetched will be at this new address, and the program will continue from there.

More on `j` and `jal` (Jump to Label)

- For `j` and `jal` instructions, the address is supplied by the instruction, and this can potentially cause a problem.
  - Problem:

```
| 6'b opcode | 26'b address |
```

If we have 32'b instructions and the first 6'b are occupied by the opcode, the remaining bits *aren't* enough for a entire address!

- **Work Around:**
  - Trailing Zeros: Since jump instructions load new addresses into the program counter, the values being loaded must be diisibe by 4.
    - Therefore, the binary values of these addresses will always end in "00".
    - Therefore, we are 100% sure that the last two bits are zero!
    - This, combined with the 26'b provided as input gives in total 28'b which is still not enough.
  - First Four bits: Several solutions exsits, we will dicuss the solution that MIPS adapts.
    - We simply keep the first four bits of the previous PC value, and this gave rise to the update rule we saw earlier.

```
pc = (pc & 0xF0000000) | (i << 2)
```

- Notice that the bitwise and part preserves first four bits of the previous program counter.
- The last part adds to zeros
- Bitwise OR them together produces the desired result.

## Branch Instructions

Branching statements are used widely in IF statements and WHILE loops, or generally anything that requires the assembly code to jump around. **Note:** the labels are memory locations, assigned to each label at compile time.

Instruction	Opcode/Function	Syntax	Operation
beq	000100	\$s, \$t, label	if (\$s == \$t) pc += i << 2
bgtz	000111	\$s, label	if (\$s > 0) pc += i << 2
blez	000110	\$s, label	if (\$s <= 0) pc += i << 2
bne	000101	\$s, \$t, label	if (\$s != \$t) pc += i << 2

### Branch's Immediate (i) Value

- Branch statements are I-type instructions
- The immediate value (i) is a 16bit offset to add to the current instruction if the branch condition is satisfied (not the absolute address like with jumps)
  - Calculated as the difference between the current PC value and the address of the instruction you are branching to.
  - Stored here as number of instructions and not number of bytes
    - Again, not storing the trailing '00' if it is not necessary.
  - The i value can be positive (if you are jumping i instructions forward) or negative (if you are jumping i instructions backward)

### Calculating the i value

- The offset is computed differently, depending on the implementation (i.e. if the PC is incremented by 4 before or after the branch offset calculation).
- In this course, we assume that i is computed as
  - $i = (\text{label} - (\text{current PC})) \gg 2$ , i.e. PC is incremented first.
- Let's see an example where the i is calculated at compile time

```
.text
main:  addi $t0, $zero, 1
        beq $t0, $zero, END
        addi $t1, $zero, 1
END:   addi $t3, $zero, 1
```

We can see, using a simulator, that the immediate value for the **beq** call, which is END, is 2. (Since END is 2 instructions down from the branch instruction)

## Conditional Branch Terms

- When the branch condition is met, we say the *branch is taken*
- When the branch condition is not met, we say that the *branch is not taken*.
  - in the case that the branch is not taken, the next value for the PC is  $PC = PC + 4$ , which is exactly the next instruction since each instruction is 4 bytes long (32'b).
- **Since branching relies on a 16bit value, branching distance is not unlimited.** Since the 16'b is signed, we have  $\pm 15'b$  to vary in total, which gives  $2^{16}$  total different values, corresponding to a range of  $2^{16}$  instructions.

## Comparison Instructions

Instruction	Opcode	Syntax	Operation
<b>slt</b>	101010	<b>\$d, \$s, \$t</b>	$\$d = (\$s < \$t)$
<b>sltu</b>	101001	<b>\$d, \$s, \$t</b>	$\$d = (\$s < \$t)$
<b>slti</b>	001010	<b>\$t, \$s, i</b>	$\$t = (\$s < SE(i))$
<b>sltiu</b>	001011	<b>\$t, \$s, i</b>	$\$t = (\$s < ZE(i))$

- **Note:** Comparison operations stores a 1 in the destination register if the less-than comparison is true, and stores a zero in that location otherwise. This is not used very often, but useful in combination with branch instructions that only depend on one register. For example, **bgtz** branching on greater than. (You can do the comparison and store the result and use **bgtz** to branch on the computed 1/0 value.)

## Using Branches and Jumps

### If Statements

- If statements test a condition and then execute lines of code if the condition is true. For instance

```
if (i == j) {
    i++;
}
j += i;
```

- Testing conditions is done using either a **beq** instruction or a **bne** instruction.
- To achieve this, we can use the **bne** instruction to skip the **i++** step and proceed to the **j += i** step.

```
# st1 = i, $t2 = j
main:   bne $t1, $t2, END
        addi $t1, $t1, 1
END:    add $t2, $t2, $t1
```

## If/Else Statements

- Possible approach to if/else statements:
  - Test condition, and jump to **if** logic block whenever the condition is true.
  - Otherwise, perform the **else** logic block, and jump to the first line after **if** logic block.
- Example

```
if (i == j)
    i++;
else
    i--;
j += i;
```

Can be translated into the following

```
# $t1 = i, $t2 = j
IFPART:   bne $t1, $t2, ELSEPART
          addi $t1, $t1, 1
          j END
ELSEPART: addi $t1, $t1, -1
END:      add $t2, $t2, $t1
```

## Multiple If Statements

There are cases where the condition for the **if** statement has several conditions, such as the follows

```
if ( i == j || i == k )
    i ++;
else
    i --;
j = i + k;
```

we have the equivalent form in assembly

```
# $t1 = i, $t2 = j, $t3 = k
main:      beq $t1, $t2, IF      # equal -> short circuit behavior
          bne $t1, $t3, ELSE    # if equal, do nothing and jump to else
IF:        addi $t1, $t1, 1
          j END                # skip the else part
ELSE:      addi $t1, $t1, -1
END:       add $t2, $t1, $t3
```

Above we looked at the case where **if** was done on two conditions **or**'ed together. We shall now see an example where it has a **and** condition.

```
if (i == j && i == k)
    i ++;
else
    j --;
j = i + k;
```

in assembly, this can be represented as

```
# $t1 = i, $t2 = j, $t3 = k
MAIN:      bne $t1, $t2, ELSE
          bne $t1, $t3, ELSE
          addi $t1, $t1, 1
          j END
ELSE:      addi $t1, $t1, -1
END:       add $t2, $t1, $t3
```

## While Loops

Loops are, in some sense, similar to **if** statements. Here is the general recipe for the assembly procedure.

- Test if the loop condition fails
  - If it does, branch to the end
- Otherwise, execute the **while** loop contents
  - Make sure to update the loop condition values
- Jump back to the beginning Consider the following simple program

```
int i = 0;
while (i < 100) {
    i++;
}
```



we have assembly code equivalent

```
# $t0 = i, $t1 = 100 (constant variable to compare to)
main:      add $t0, $zero, $zero      # set $t0 to 0
           addi $t1, $zero, 100      # set $t1 to 100
START:     beq $t0, $t1, END          # while $t0 < $t1
           addi $t0, $t0, 1           # $t0 = $t0 + 1
           j START                    # jump back to the start
END:       # do nothing after finishing
```

## For Loops

```
for ( <init> ; <cond> ; <update> ) {
    <for body content>
}
```

Consider the problem

```
for ( i = 0 ; i < 100 ; i++ ) {
    j = j + i;
}
```

which translates into assembly as

```
# $t0 = i, $t1 = j, $t9 = 100 (constant var)
main:      add $t0, $zero, $zero      # Init $t0 <- 0
           add $t1, $zero, $zero      # Init $t1 <- 0
           addi $t9, $zero, 100       # Init $t9 <- 100
START:     beq $t0, $t9, EXIT
           add $t1, $t1, $t0
UPDATE:    addi $t0, $t0, 1
           j START
EXIT:
```

**Note:** Without the initialization and update sections, this is the same as a **while** loop.

## Interacting With Memory

- All of the previous instructions perform operations on registers and immediate values, **what about memory?**

- All program must fetch values from memory into registers, operate on them, and then store the values back into memory.
- Memory operations are I-type, with the form

Load/Store Operation	Load Data Register	offset(Address in Memory)
lw	\$t0	12 (\$t0)

## Load Versus Stores

- The terms "load" and "store" are seen from the perspective of the processor, looking at memory
- Load are read operations
  - We load (**i.e., read**) from memory
  - We load a value from a memory address into a register
- Stores are write operations
  - We store (**i.e. write**) a data value from a register to a memory address.
  - Store instructions do not have a destination register, and therefore do not write to the register file.

## Memory Instructions in MIPS Assembly

- Load and store instructions are I-type operations

6'b Opcode	5'b rs	5'b rt	16'b immediate
------------	--------	--------	----------------

- Here is a nice way to organize all the possible assembly commands in this category, represented in regular expression

(load + store)	(size of value)	(signed or unsigned)
(l + s)	(w + h + b)	(u / <>)

- w = word
- h = half
- b = bit
- Load and store instructions (omitted since not necessary to reproduce here)
- Above we have discussed a way to organize all possible commands, we will represent them using <1><2><3> to further discuss the trailing arguments

Command Name	Destination, offset (access location)
<1><2><3>	\$t , i(\$s)

The **access location** specifies the location to access as **MEM[\$s + SE(i)]** while **Destination** stores the destination register for loads, source register for store. (These are register locations in the register file, so from the processors' perspective of view we load from memory into a destination register OR we write to memory using a source register as source)

## Alignment Requirements

- Misaligned memory accesses result in errors
  - Word access should word aligned (divisible by four). This is used in addresses specified in a **lw** or **sw** instruction.
  - Half word access should only involve half-word aligned address (i.e., even addresses)
  - **No** constraints for byte access.

## Notes on Memory

### Big/Small Endian-ness

- **Big Endian**
  - The **most significant byte** of the word is stored first. The second most significant byte is stored at address that immediately follows and so on and so forth.
- **Small Endian**
  - The **least significant byte** of the word is stored first. The second least significant byte is stored at address that immediately follows and so on and so forth.

### MIPS Endianness

- MIPS processors are bi-endian i.e., they can operate with either big/small endian byte order.

## Reading From Devices

- The offset value is useful for objects or stack parameters, when multiple values are needed from a given memory location.
- Memory is also used to communicate with outside devices, such as keyboards and monitors
  - known as **memory mapped IO**
  - Invoked with a **trap** or **syscall** function

### Trap Instructions

- Trap instructions send system calls to the operating system
  - For example, interacting with the user, and exiting the program etc.
- This is similar, but not quite the same, as compared to the **syscall** command.

## Memory Segments and Syntax

- Program are divided into two main sections in memory:
  - **.data**

- Indicates the start of the data values section. (Typically, the beginning of the program)
- `.text`
  - Indicates the start of the program instruction section.
- Within the instruction section are program labels and branch addresses.
  - `main:`
    - The initial line to run when executing the program
  - Other labels are determined by the function names used in one's program.

## Labeling data values

- Data storage
  - At beginning of program, create labels for memory locations that are used to store values.
  - Always in form `label .type value(s)`
  - Create a single integer variable with initial value 3

```
var1:      .word      3
```

- Create a 2-element character array with elements initialized to a and b

```
array1:    .byte      'a', 'b'
```

- Allocate 40 consecutive bytes, with uninitialized storage. Could be used as a 40 element character array, or a 10 element integer array

```
array2:    .space     40
```

## Pseudo-Instructions

---

- Pseudo-instructions are there for the convenience of the programmer.
- The assembler translates them into 1 or more *real* MIPS assembly instructions
  - **Real MIPS instructions have opcodes, pseudo-instructions do not!**
  - The assembler often uses the special `$at` register (also written as `$t`) when mapping pseudo-instructions to MIPS instructions.

### Example: The `la` instruction

- `la` (load address) is a pseudo-instruction written in the format
  - `la $d, label`
  - Loads a register `$d` with memory address that `label` corresponds to.

- Usually translated by the assembler into the following two MIPS instructions
  1. `lui $at, immediate`, load upper immediate
    - The immediate represents the upper 16 bits of the memory address label corresponds to. These bits are loaded in the upper 16 bits of the destination register. Lowest 16 bits are set to 0.
    - Register `$at($1)` is the register used by the assembler
  2. `ori $d, $at, immediate2`
    - `immediate2` represents the lower 16 bits of the memory address label corresponds to.

## Example: `bge` branching

- Some branch instructions are pseudo instructions, for example
  - `bge $s, $t, label`
    - Branch to label if and only if `$s >= $t`
      - (Comparing register contents)
  - Implemented by using one of comparison instructions followed by `beq` or `bne`. One plausible implementation is

```
slt $at, $s, $t          # set $at to 1 if $s < $t
beq $at, $zero, $label    # branch if $at == 0
```

Notice that here we have used the `$at` register. This is legal because we are now doing the role of assembler and `$at` is reserved for the assembler.