

TODO 1:




TODO 2:

Output	R-format	Lw	Sw	Beq
RegDst	1	0	Х	Х
ALUSrc	0	1	1	0
MemtoReg	0	1	Х	Х
RegWrite	1	1	0	0
MemRead	0	1	0	0
MemWrite	0	0	1	0
Branch	0	0	0	1
ALUOp1	1	0	0	1
ALUOp0	0	0	0	1


TODO 3:



TODO 4:



TODO 5:



TODO 6:

