



1100010110100111101001110110110100111110011

# UVVM Advanced VHDL verification – made simple

Webinar, May 20, 2020 (by Espen Tallaksen)

## What is UVVM?

UVVM = Universal VHDL Verification Methodology

- Open Source Verification Library & Methodology
- Very structured infrastructure and architecture
- Significantly improves Verification Efficiency
- Assures a far better Design Quality
- Extremely fast adoption by the world-wide VHDL community
- Recommended by Doulos for Testbench architecture
- Supported by more and more EDA vendors
- ESA projects to extend the functionality








# **UVVM** enables Quality and Efficiency

#### UVVM System handles this for low to high complexity DUTs

UVVM Utility Library handles this for low complexity DUTs



UVVM System		
Utility	BFMs	Scoreboard
Library	TLM Transactions	Watchdog
Constr.	Spec.	Error
Rand.	Coverage	Injection
Monitor	VVCs	Property
MOTITO	VVCS	checker
AXI-light, AXI-stream, Avalon MM, Avalon Stream, UART, SPI, GPIO, I2C, SBI, GMII, RGMII, Ethernet,		

#### **Huge improvement potential in most projects**

Save **100-1000 hours** in low-medium complexity projects
Save **500-3000 hours** in medium to high complexity projects

+ TTM

+ MTBF


+ LCC



# Overview, Readability, Maintainability, Ext....


- Cannot get this for free with no added complexity
  - A Design has modules, bus system, clock system, reset system, ...
    - Some designers prefer not to make procedures, functions, variables, ...
    - BFMs should contain more than just the signal wiggling/sampling
    - → Must prioritise complexities for different parts of any system

Example: **Total** FPGA verification workload for a **simple** testbench using different BFM strategies:





# More complex design challenges



#### **New challenges:**


- → handle any number of interfaces in a structured way?
- → reuse major TB elements between module TBs?
- → reuse major module TB elements in the FPGA TB?

#### **Extended challenges:**

- → read the test sequencer almost as simple pseudo code?
- → recognise the verification spec. in the test sequencer?
- → understand the sequence of event
  - just from looking at a single test sequencer
- → reach cycle related corner cases




# More complex design challenges





# Need a structured approach

#### More complex design challenges



#### **New challenges:**

- → handle any number of interfaces in a structured way?
- → reuse major TB elements between module TBs?
- → reuse major module TB elements in the FPGA TB?

#### **Extended challenges:**

- → read the test sequencer almost as simple pseudo code?
- → recognise the verification spec. in the test sequencer?
- understand the sequence of event
  - just from looking at a single test sequencer
- > reach cycle related corner cases

#### **Solution:**


- A component oriented TB
- Known functionality throughout
- Commands that even SW designers can understand
  - And even Write

#### As for BFMs

- Hide protocol and details
- Increase readability
  - where it matters the most
- Allow some BFM internal complexity
  - to save time where it matters the most
- Priority 1 for efficiency
   Reduce time for writing test cases
- → Requires:
  - Simple test case commands
  - Easy understandable TB architecture
  - No need to look into interface handlers
  - All synchronization via test sequencer
    - Preferably only one




# Simple data communication





# VVC - In its simplest form



Going from BFM to VVC

Using Bus access (SBI) as example - E.g. write to a register in DUT

```
Sequencer command using BFM:
sbi_write(C_ADDR_TX, x"2A");
```

#### **Minimum VVC**

- 1. Interpret command from sequencer in zero time
- 2. Execute respective BFM towards DUT

```
Sequencer command using VVC:


sbi_write(SBI_VVCT,1, C_ADDR_TX, x"2A");

→ Results in above BFM being executed from VVC towards DUT
```

Very simple VVC – already allows simultaneous execution of BFMs on different interfaces



## Verification Component



# Interpreter - Is command for me? - Is it to be queued? - If not: Case on what to do Command Queue Executor - Fetch from queue - Case on what to do - Call relevant BFM(s) & Executor - Fetch from queue - Case on what to do - Call relevant BFM(s) & Executor

#### Same main architecture in every VVC

- >95% same code in Interpreters
- Same command queue
- 95% same code in Executors apart from BFM calls

#### **VVC Generation**

UART BFM to UART\_VVC: less than 30 min



# Controlling your test case

- Writing and debugging test cases is by far the most time consuming verification task
  - → Highest priority for efficiency improvement
- Must support this...

(Normally a far larger relative portion)

Test cases

**VVCs and Test harness** 

```
Simple, understandable transaction commands
```

```
axilite_write(), axilite_check()
axistream_transmit(), axistream_expect()
```

#### Standardized:

- command distribution syntax
- handling of multiple instances
- transfer of commands to VVCs

#### Synchronization of all interfaces from one single file

```
await_completion()
insert delay()
```

#### Standardized:

- synchronization of VVC
- alignment of interface actions

Critical for efficiency, quality & reuse

#### Common commands for VVC control – out of the box

```
terminate_current_command()
fetch_result ()
```

#### Standardized:

- common VVC commands
- Multicast and Broadcast

Automatically available



# Controlling your test case

- Writing and debugging test cases is by far the most time consuming verification task
  - → Highest priority for efficiency improvement
- Must support this...

(Normally a far larger relative portion)

Test cases

**VVCs and Test harness** 

```
transmit(AXISTREAM_VVCT,1, v_packet1, ...);
transmit(AXISTREAM_VVCT,2, v_packet2, ...);
transmit(AXISTREAM_VVCT,3, v_packet3, ...);
...sequencer doing something else
```

Simplified test case section

Starting activity simultaneously to check for contention or cycle related bugs


```
transmit(AXISTREAM_VVCT,1, v_packet1, ...);
transmit(AXISTREAM_VVCT,2, v_packet2, ...);
insert_delay(AXISTREAM_VVCT,3, C_CLK_PERIOD, ...);
transmit(AXISTREAM_VVCT,3, v_packet3, ...);
...sequencer doing something else
```

Simplified test case section


Skewing interface activity to check for contention or cycle related bugs



## **VVCs:** Extended



- Easy to handle split transactions
- Easy to add local sequencers
- Easy to add checkers/monitors/etc
- Easy to handle out of order execution



## All VVCs have their own Quick Reference

#### **AXI4-Stream VVC** – Quick Reference

For general information see UVVM VVC Framwork Essential Mechanisms located in uvvm\_vvc\_framework/doc. CAUTION: shaded code/description is preliminary

#### **AXI4-Stream Master**

In order to use the AXI4-Stream VVC in master mode, it must be instantiated in the test harness by setting the generic constant 'ac\_MASTER\_MODE' to TRUE.

#### axistream\_transmit[\_bytes] (VVCT, vvc\_instance\_idx, data\_array, [user\_array, [strb\_array, id\_array, dest\_array]], msg, [scope])

Example: axistream\_transmit(AXISTREAM\_VVCT, 0, v\_data\_array(0 to v\_numBytes-1), v\_user\_array(0 to v\_numWords-1), "Send a 'v\_numBytes' byte packet to DUT"); axistream\_transmit(AXISTERAM\_VVCT, 0, v\_data\_array(0 to v\_numBytes-1)(31 downto 0), v\_user\_array(0 to v\_numWords-1), "Send a '4 x v\_numBytes' byte packet to DUT");

Note! Use axistream\_transmit\_bytes ( ) when using t\_byte\_arr

#### 1 VVC procedure details

axistream_	transmit[	_bytes]()	

Description

axistream transmit[


The axistream\_transm commands have comp the AXI4-Stream BFM The axistream\_transm

bfm_sync	t_bfm_sync	SYNC_ON_CLOCK_ONLY
byte_endianness	t_byte_endianness	FIRST_BYTE_LEFT
valid_low_at_word_num	integer	0
valid_low_duration	integer	0
check_packet_length	boolean	false
protocol_error_severity	t_alert_level	ERROR
ready_low_at_word_num	integer	0
ready_low_duration	integer	0
ready_default_value	std_logic	'0'

'GC MASTER MODE' to true.


#### Examples:

# VVCs: Too advanced???



Advanced functionality is great when needed, but what if not???

- If using an existing VVC, just ignore it. Use it out of the box without the extras.
- If making your own VVC, don't include the advanced stuff






# Overview, Readability, Maintainability, Ext.... - Revisited

- Cannot get this for free with no added complexity
  - A Design has modules, bus system, clock system, reset system, ...
  - Some designers prefer not to make procedures, functions, variables, ...
  - BFMs should contain more than just the signal wiggling/sampling
  - → Must prioritise complexities for different parts


Example: **Total** FPGA verification workload for a **simple** testbench using different BFM strategies:






# Overview, Readability, Maintainability, Ext...

- For more complex Systems or Modules
- Having some of these challenges
  - → Need to prioritise simplicity
- Could have just encapsulated BFMs
  - → Local reuse fine
  - → Very complex synchronization from sequencer
- Could have local sequencers with BFMs and sync. via semaphores/flags
  - → Difficult to reuse these when semaphores are system dependent
  - → Still really complex synchronization







# Example on transcript/log

#### Show all commands

```
60000.0 ns
                             Check uart transmit() with following insert delay and sbi check()
            TB seq.
60000.0 ns
                              ->uart transmit(UART VVC,1,tx, x"BB"): 'UART TX'. [28]
            TB seq. (uvvm)
60000.0 ns
            TB seq. (uvvm)
                              ->insert delay(SBI VVC,1, 2240000 ps): . [29]
            TB seq. (uvvm)
                              ->sbi check(SBI VVC,1, x"0", x"BB"): 'RX DATA'. [30]
60000.0 ns
60000.0 ns
            TB seq. (uvvm)
                              ->await completion(SBI VVC,1, 3200 ns): . [31]
            UART VVC,1,TX
                             uart transmit(x"BB") completed. 'UART TX'
61760.0 ns
62252.5 ns
            SBI VVC,1
                              sbi check(A:x"0", x"BB")=> OK, read data = x"BB". 'RX DATA'
                                                                                             [30]
```

#### Show BFM execution of commands only

```
60000.0 ns
                             Check uart transmit() with following insert delay and sbi check()
          TB seq.
60000.0 ns
           TB seq. (uvvm)
                             ->uart transmit(UART VVC,1,tx, x"BB"): 'UART TX'. [28]
                             ->insert delay(SBI VVC,1, 2240000 ps): . [29]
           TB seq. (uvvm)
60000.0 ns
                             ->sbi check(SBI VVC,1, x"0", x"BB"): 'RX DATA'. [30]
           TB seq. (uvvm)
60000.0 ns
                             ->await completion(SBI VVC,1, 3200 ns): . [31]
           TB seq. (uvvm)
60000.0 ns
                             uart transmit(x"BB") completed. 'UART TX'
61760.0 ns
           UART VVC,1,TX
62252.5 ns
            SBI VVC,1
                             sbi check(A:x"0", x"BB")=> OK, read data = x"BB". 'RX DATA'
                                                                                            1301
```



# Example on transcript/log

#### Show distribution of commands only

```
60000.0 ns
            TB seq.
                             Check uart transmit() with following insert delay and sbi check()
60000.0 ns
           TB seq. (uvvm)
                             ->uart transmit(UART VVC,1,tx, x"BB"): 'UART TX'. [28]
                             ->insert delay(SBI VVC,1, 2240000 ps): . [29]
60000.0 ns
            TB seq. (uvvm)
                             ->sbi check(SBI VVC,1, x"0", x"BB"): 'RX DATA'. [30]
60000.0 ns
            TB seq. (uvvm)
60000.0 ns
            TB seq. (uvvm)
                             ->await completion(SBI VVC,1, 3200 ns): . [31]
           UART VVC,1,TX
61760.0 ns
                             uart transmit(x"BB") completed. 'UART TX' [28]
62252.5 ns
                             sbi check(A:x"0", x"BB")=> OK, read data = x"BB". 'RX DATA'
           SBI VVC,1
```

#### Show headers only

```
60000.0 ns
           TB seq.
                             Check uart transmit() with following insert delay and sbi check()
60000.0 ns
           TB seq. (uvvm)
                             ->uart transmit(UART VVC,1,tx, x"BB"): 'UART TX'. [28]
                             ->insert delay(SBI VVC,1, 2240000 ps): . [29]
60000.0 ns TB seq.(uvvm)
                             ->sbi check(SBI VVC,1, x"0", x"BB"): 'RX DATA'. [30]
60000.0 ns TB seq.(uvvm)
60000.0 ns TB seq.(uvvm)
                             ->await completion(SBI VVC,1, 3200 ns): . [31]
                             uart transmit(x"BB") completed. 'UART TX' [28]
           UART VVC,1,TX
61760.0 ns
                             sbi check(A:x"0", x"BB")=> OK, read data = x"BB". 'RX DATA'
62252.5 ns
           SBI VVC,1
```



# Example on transcript/log

Assumed most normal: View execution towards interfaces only

```
60000.0 ns TB seq. Check uart_transmit() with following insert_delay and sbi_check()


61760.0 ns UART_VVC,1,TX uart_transmit(x"BB") completed. 'UART TX' [28]

62252.5 ns SBI_VVC,1 sbi_check(A:x"0", x"BB")=> OK, read data = x"BB". 'RX_DATA' [30]
```



## Generic Scoreboard





- logging/reporting
- flushing queue
- clearing statistics
- insert, delete, fetch
- ignore\_initial\_mismatch
- indexed on either entry or position
- optional source element (in addition to expected + actual)

#### **Configuration record:**

- allow\_lossy
- allow\_out\_of\_order
- mismatch alert level
- etc...

#### **Counting:**

- entered
- pending
- matched
- mismatched
- dropped
- deleted
- initial garbage





### add\_expected()

```
add_expected ( [instance], expected_element, [msg], [source_element] )
add_expected ( [instance], expected_element, tag_usage*, tag, [msg], [source_element] )
```

\*NOTE: tag\_usage can only be TAG

Inserts expected element at the end of scoreboard.

```
msg_id: ID_DATA
```

#### Example:

```
uart_sb.add_expected(x"AA");
uart_sb.add_expected(1, x"AA", TAG, "bytel", "Insert byte 1", x"A");
uart_sb.add_expected(1, x"AA", "Insert byte 1", x"A");
```

#### check\_actual()

```
check_actual ( [instance], actual_element, [msg] )
check_actual ( [instance], actual_element, tag_usage*, tag, [msg] )
```

\*NOTE: tag\_usage can only be TAG

Checks received data against oldest element in the scoreboard. If the element is found, it is removed from the scoreboard and the matched-counter is incremented. If the element is not found, an alert is triggered and the mismatch-counter is incremented. If out-of-order is allowed the scoreboard is searched from front to back. The mismatch-counter is incremented if no match is found. If lossy is allowed the scoreboard is searched from front to back. If a match occurs, the match counter is incremented and the preceding entries dropped. If no match occurs, the mismatch counter is incremented.

msg\_id: ID\_DATA

#### Example:

#### flush()

#### flush ([instance], [msg])

Deletes all entries in the specified instance. Can also be called with parameter ALL\_INSTANCES.

msg\_id: ID\_DATA

#### Example:

```
uart_sb.flush(VOID);
uart_sb.flush(2);
uart_sb.flush(ALL_INSTANCES);
```

# Alert and Report from Scoreboard


```
*** SCOREBOARD COUNTERS SUMMARY: UART Scoreboard ***
                                      MISMATCH DROP INITIAL GARBAGE DELETE OVERDUE CHECK
instance: 1
                                           0
instance: 2
# UVVM: *** ERROR #1
# UVVM:
             9070 ns UART Scoreboard
                   check actual() instance 1 => MISMATCH, expected: x"0C"; actual: x"FF".
# UVVM:
# UVVM:
# UVVM: Simulator has been paused as requested after 1 ERROR
                       *** SCOREBOARD COUNTERS SUMMARY: UART Scoreboard ***
                                      MISMATCH DROP INITIAL GARBAGE DELETE OVERDUE CHECK
                    PENDING
                              MATCH
instance: 1
                                 3
instance: 2
```



## Advanced verification




## - Using Scoreboards, VVCs and Models



#### Model

- Models DUT behaviour
- Receives transaction on DUT input
- Generates expected data
- Passes expected data onto Scoreboard






# Advanced built-in funct.



- Ctrl randomisation and functional coverage
- Protocol aware Error injection
- Local sequencers
- Ctrl property checkers



Randomisation

Inside BFMs and VVCs

Ex. UART/SBI

uart\_transmit(UART\_VVCT, 1, TX, x"AF", "Sending data to Peripheral 1");
uart\_transmit(UART\_VVCT, 1, TX, 5, RANDOM, "Sending 5 random bytes");


#### VVC Error injection record (inside the VVC configuration record above)

Record element	Type	DEFAULT	Description
parity_bit_error_prob	real	0,0	The probability that the VVC v
stop_bit_error_prob	real	0,0	The probability that the VVC v
I			



## "Brute force" Error & Monitor






"Brute force"	Error Injector	Dedicated VIP

Monitor Module inside VIP Ex. UART



## Transaction info transfer






Transaction info

Inside VVC – Provided as a global signal



# Watchdogs





Apply both concurrently

**Activity WD** 


VVCs and UVVM

activity watchdog(timeout, num exp vvc);



## Hierarchical VVCs and SBs








### **Built-in Scoreboards**



- Introduced for all pure SLV oriented VVCs
- Can then use TO\_SB as a parameter in the VVC command




```
sbi_read( SBI_VVCT,1, C_UART_RX_REG, TO_SB, "Receive byte & send to Scoreboard");
```




# Specification Coverage



- Assure that all requirements have been verified
  - 1. Specify all requirements
  - 2. Report coverage from test sequencer (or other TB parts)
  - Generate summary report
- Solutions exist to report that a testcase finished successfully
  - BUT reporting that a testcase has finished is not sufficient
- What if multiple requirements are covered by the same testcase?
  - E.g. Moving/turning something to a to a given position R1: Acceleration R2: Speed R3: Deceleration 4: Position etc..







# Example case

- UART
  - Showing only 4 requirements for simplicity


Requirement	Description
Label	
UART_REQ_1	The device UART interface shall accept a baud rate of 9600kbps.
UART_REQ_2	The device UART interface shall accept a baud rate of 19k2 bps.
UART_REQ_3	The device UART interface shall accept an odd parity
UART_REQ_4	The device reset shall be active low.

Starting with a single testcase testing all requirements



# Introduction & Simple Case

#### Simplified overview



- May specify required testcase(s) for any given requirement
- May specify that at least one of multiple testcases must pass
- May specify that a requirement is tested in multiple testcases
- May have multiple requirement files
- May map requirements in one file to requirements in another
  - Thus allowing reusable TBs with coverage included
  - Also allows compound requirement to be split into multiple more detailed requirements




## Levels of Freedom with UVVM

- You may use Utility Library for all or just parts of your TB
- You may use complete UVVM for all or just parts of your TB
- Non UVVM BFM or VVC may be wrapped to UVVM
- You may use from one to any number of UVVM BFMs/VVCs
  - and combine with any other approach incl old legacy TBs
- You may combine with any other VHDL TB or VIP
- UVVM gives you a very well structured methodology
  - You can choose which parts you want to use



## More complex design challenges - recap



#### **New challenges:**

- → handle any number of interfaces in a structured way?
- → reuse major TB elements between module TBs?
- → reuse major module TB elements in the FPGA TB?

#### **Extended challenges:**

- → read the test sequencer almost as simple pseudo code?
- → recognise the verification spec. in the test sequencer?
- understand the sequence of event
  - just from looking at a single test sequencer
- → reach cycle related corner cases



 $oldsymbol{
abla}$ 

V

# UVVM - Usage still exploding

Recommended by Doulos for Testbench Architecture

ESA project is extending the UVVM functionality

If **including** VHDL, Verilog, SystemVerilog, System-C, etc:

- UVVM usage from <1% to 26% in Europe in only 2 years...</p>
  - → Increased a lot since then.

Fastest growing verification methodology in the VHDL strongholds.


(much faster than UVM/SystemVerilog over the last two years – all languages included)

\*1: According to Wilson Research, October 10, 2018 (Survey executed spring 2018)



# Summary

- Huge improvement potential for far faster FPGA verification
- UVVM is a game changer for efficiency and quality



**UVVM** is Open Source

UVVM may save 200-3000 hours on medium to high complexity project

github.com/UVVM

forum.uvvm.org

uvvm.org

Also see my LinkedIn profile for a number of articles on UVVM++





Espen Tallaksen