SBC-EC9100


Revision History

DATE	REVISION	DESCRIPTION
31 Dec 2015	SBC-EC9100 Rev 00	
	SBC-EC9100 Rev 01	- Add Y3\R311\R312\C228,DNP R39\Y2, Modifiedthe USB power Add D8 del Q8\ Q9 - Modifiedthe MD O& MDC, Swapthe Uart1 and Uart3 - del lcd_pwr control,need to add the GPIOs control to LCD& WIFI
	SBC-EC9100 Rev 02	- Changed Rs485 connect i on Dd RTS signal - Add RUN LED - Changed Power out of WIFI model - Changed Reset circuit and SPI2

Note : DNP = Do Not Populate




EVK-EC9100 BLOCK DIAGRAM






5V DC POWER


OVER VOLTAGE PROTECTION




Power ON/OFF

Reset CPU








i.MX6UL PWR














eMMC Storage <4.51>


Option 2











# CFG	Description
PHYAD[2:0]	PHY ADDR
FITTAD[2.0]	00-XXX (00001 DEFAULT)
	IF MODE
CONFIG[2:0]	001 RMII 101 RMII Back-to-Back
CONTIG[2.0]	xxx Reserved-not used
	ISOLATE mode
ISO	Pull-up = Enable Pull-down (defaule) = Disable
	Pull-down (defaule) = Disable
	SPEED mode
SPEED	Pull-up (defaule) = 100Mbps
	Pull-down = 10Mbps

# CFG	Description
	DUPLEX mode
DUPLEX	Pull-up (defaule) = Half Duplex Pull-down = Full Duplex
	Nway Auto-Negotiation
NWAYEN	Pull-up (defaule) = Enable Pull-down = Disable
	Broadcast Off - for PHY Address 0
B_CAST_OFF	Pull-up = PHY Address 0 set as unique PHY addr Pull-down (default) = PHY Address 0 set as broadcast PHY addr
	NAND Tree Mode
NAND_TREE#	Pull-up (defaule) = Disable Pull-down = Enable



Boot Conf i gur at io n **FUSE MAP** 0/1 0/1 0/1 1 0 0 1 0 **TYPE** BOOT CFG1[7] BOOT CFG1[6] BOOT CFG1[5] BOOT CFG1[4] BOOT CFG1[3] BOOT CFG1[2] BOOT CFG1[1] BOOT CFG1[0] **QSPI** DDRSMP: 0 0 0 1 Reserved "000" : Default "001-111" WEIM Memory Type. 0 0 0 0 Reserved Reserved Reserved 0 - NOR Flash 1 - OneNAND Serial-ROM 0 0 1 1 Reserved Reserved Reserved Reserved SD Loopback Clock Source' Sel(for SDR5 and SDR104 only) '0' - through SD pad '1' - direct SD/SDXC Speed 00 - Normal/SDR12 Fast Boot: SD/eSD 0 0 0 - Regular 01 - High/SDR25 10 - SDR50 1 - Fast Boot 11 - SDR104 Fast Boot Acknowledg Disable: 0 - Boot Ack Enabled SD/MMC Speed Fast Boot: MMC/eMMC nable Y - No power cycle Y - Enabled via ISDHC_RST_pad uSDHC3 & 4 only) 0 - Regular 0 - Highl 1 - Fast Boot 1- Normal Nand F 00 - 3 01 - 2 10 - 4 11 - 5 Pages In Block: 00 - 128 01 - 64 10 - 32 Nand Number Of Devices. ow address bytes NAND 1 BT TOGGLEMODE 11 - Rese 0 0 0 0 0 0 0 **TYPE** BOOT_CFG2[6] BOOT_CFG2[5] BOOT_CFG2[2] BOOT_CFG2[7] BOOT_CFG2[4] BOOT_CFG2[3] BOOT_CFG2[1] BOOT_CFG2[0] FSPHS: Full Speed Pho Select i on 0 : select sampling at non-inverted clock 1: select sampling at invested clock HSDLY: Half Speed Delay **QSPI** Root Frequencies Reserved select i on 0: one clock delay 1: two clock delay Delay select i on 0: one clock delay 1: two clock delay (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz Reserved Reserved Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz 00 - A/D16 01 - A+DH 00 - 1KB 01 - 2KB WEIM Reserved Reserved Reserved 10 - A+DL 10 - 4KB **Boot Frequencies** (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz Serial-ROM Reserved Reserved Reserved Reserved Reserved Reserved Reserved Boot Frequencies SD1 VOLTAGE SD Calibrat i on Step Bus Width: 00 - eSDHC1 01 - eSDHC2 10 - Reserved 11 - Reserved (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz SELECTION 0 - 3.3V 1 - 1.8V SD/eSD '00' - 1 0 - 1-bit Reserved TBD 1 - 4-bit Bus Width: 000 - 1-bit 001 - 4-bit Port Select: 00 - eSDHC1 01 - eSDHC2 SD1 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V Boot Frequencies Reserved MMC/eMMC (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz 010 - 4-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved. Boot Frequencies (ARM/DDR) 0 - 500 / 400 MHz 1 - 250 / 200 MHz Toggle Mode 33MHz Preamble Delay, Read Latency. '000' - 16 GPMICLK cycles. BOOT SEARCH COUNT '0' - 12ms '1' - 22ms (LBA Reserved **NAND** '001' - 1 GPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '100' - 4 GPMICLK cycles. '100' - 4 GPMICLK cycles. '101' - 5 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles.

		_
	BMODE[1:0]	BOOT TYPE
	00	Boot From Fuses
	01	Serial Downloader
	10	Internal Boot (Development)
	11	Reserved
		3v3_Nvcc
		R130 R131 10K 0402
		SW3 GDH02S04
10K 0402 10K 0402	4 4 4 4 4	BOOT_MODE0 [7,15] C
DNP R119	N N N N N N N N N N N N N N N N N N N	(BOOT_MODE1 [7,15]
	0R 0402 0R 0402 0R 0402 0R 0402	SW4
	DNP R132 DNP R133 DNP R135	DHN-04-T-V-T/R
Ш	D 1 BT_CF	G1[0] LCD1_DATA0 CD1_DATA[0:23] [6,12]
oxdot	1 BT C	G1[1] LCD1 DATA1 X
	0 BT_CF	G13 LCD1_DATA3 G14 LCD1_DATA4
	0 1 BT_CF 0 1 BT_CF	G1[5] LCD1_DATA5 G1[6] LCD1_DATA6
\Box	D 1 BT_CF	G1[7] LCD1_DATA7
\prod	BT CF	G2[0] LCD1 DATA8
##	0 BT_CF 0 BT_CF 0 BT_CF 1 BT_CF 0 BT_CF	G2[1] LCD1_DATA9
114	0 BT_CF 1 BT_CF	G22 LCD1 DATA10 G23 LCD1 DATA11 G24 LCD1_DATA12
	O BT_CF	G2[4] LCD1_DATA12

3V3_NVCC

R106 R108 R1108 R1112 R1112

R137 10K 0402
PR136 0K 0402
R139 0K 0402
R139 0K 0402
R138 0K 0402
PR140 0K 0402
R141 0K 0402
R141 0K 0402
R143 0K 0402
R143 0K 0402

R144 10K 0402
R145 0K 0402
R147 0K 0402
DNPR146 0K 0402
R148 0K 0402
R148 0K 0402
R150 0K 0402
R150 0K 0402
R150 0K 0402
R150 0K 0402
R151 0K 0402

R153 10K 0402 R152 9K 0402 R154 9K 0402 R156 9K 0402 R156 9K 0402 R155 9K 0402 R155 9K 0402 R155 9K 0402

DNPR136 R139

GND



BT_CFG2[5] LCD1_DATA13 BT_CFG2[6] LCD1_DATA14

BT CFG4(0) LCD1 DATA16
BT CFG4(1) LCD1 DATA17
BT CFG4(2) LCD1 DATA17
BT CFG4(3) LCD1 DATA19
BT CFG4(4) LCD1 DATA20
BT CFG4(5) LCD1 DATA20
BT CFG4(6) LCD1 DATA21
BT CFG4(6) LCD1 DATA22
BT CFG4(7) LCD1 DATA23

Camera


LCD

LCD8000-43T from Embest


Rev: 01

Sheet: 12 of 16


12_LCD/CAM
Date: Thursday, May 26, 2016



USB OTG




USB HOST



USB Power



Note:Power_EN active high





C224

0.01uF

GND_CHASSIS

RS232 (TTL)



