	5 4		3
REV	Description	DATE	BY
V1.0	Initial production Release.	08/17 2015	Hugo
V1.1	A.Delete R455, R456 B.ADD U19 to make the VDD_RTC can be supply directly by a battery C.ADD R458~R476 and delete R422~R436 D.Off the connection of GPIO1_28 and GPIO2_0 to P8 E.Change the logic of Link_Light F.Delete U9, C35, U10, C36 to remove the USB protection. G.Fix the LCD data bit for 24bits display mode.	11/03 2015	Hugo

PAGE NO.	SCHEMATIC PAGE					
1	Title Page					
2	Power Management					
3	AM335x 1/3, JTAG					
4	AM335x 2/3, USB					
5	AM335x 3/3					
6	LED, Config					
7	DDR3 Memory					
8	eMMC FLASH					
9	10/100/1000 Ethernet					
10	System Storage_Optional					
11	Connector					



5
Design Guide

3

A.Because of the AM335x series CPU's display controler is specifical, the data bits fixs the color bits as the below shows:

## 3 Usage Notes and Known Design Exceptions to Functional Specifications

## 3.1 Usage Notes

D

This document contains Usage Notes. Usage Notes highlight and describe particular situations where the device's behavior may not match presumed or documented behavior. This may include behaviors that affect device performance or functional correctness. These notes may be incorporated into future documentation updates for the device (such as the device-specific data manual), and the behaviors they describe may or may not be altered in future device revisions.

## 3.1.1 LCD: Color Assignments of LCD\_DATA Terminals

The blue and red color assignments to the LCD data pins are reversed when operating in RGB888 (24bpp) mode compared to RGB565 (16bpp) mode. In order to correctly display RGB888 data from the SGX, or any source formatted as RGB in memory, it is necessary to connect the LCD panel as shown in Figure 2. Using the LCD Controller with this connection scheme limits the use of RGB565 mode. Any data generated for the RGB565 mode requires the red and blue color data values be swapped in order to display the correct color.



Figure 2. RGB888 Mode LCD Controller Output Pin Mapping (LCD\_DATA[23:0])

When operating the LCD Controller in RGB565 mode the LCD panel should be connected as shown in Figure 3. Using the LCD Controller with this connection scheme limits the use of RGB888 mode. Any data generated for the RGB888 mode requires the red and blue color data values be swapped in order to display the correct color.

23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	55	595	.00	500	3/2	332			377 - 37	100 - 13	300 00	25 - 20		PIX	EL_n							
0	0	0	0	0	0	0	0		R[7:3]				G[7:2]						B[7:3]				
												127											
															16-bit	panel							


B.In this design, the display controler is used for 24bit display mode, as page P11\_Connector shows, it is not fixed one by one to LCD DATA\* sternly.


C.If it is design for 16bits display mode, the designer should use the follow matchup for their design:


P1.53(LCD DATAO) For BLUES, P1.54(LCD DATA)) for BLUEA, P1.55(LCD DATAC) for BLUES, P1.58(LCD DATAC) for BLUEA, P1.55(LCD DATAC) for GREENZ, P1.32(LCD DATAC) FOR


P1.35(LCD\_DATA23), P1.51(LCD\_DATA22), P1.46(LCD\_DATA21), P1.37(LCD\_DATA20), P1.53(LCD\_DATA19), P1.48(LCD\_DATA18), P1.39(LCD\_DATA17), P1.50(LCD\_DATA16) can be used for other Pinmux


D.The I2C bus has been used a 4.7k resistor pull up on the module














SYSBOOT[15:14]	SYSBOOT[13:12]	SYSBOOT[11:10]	SYSBOOT[9]	SYSBOOT[8]	SYSBOOT[7:6]	SYSBOOT[5]	SYSBOOT[4:0]		Boot Se	quence	
00b = 19.2MHz 01b = 24MHz 10b = 25MHz 11b = 26MHz	00b (all other values reserved)	Don't care for ROM code	Don't care for ROM code		Don't care for ROM code	0 = CLKOUT1 disabled 1 = CLKOUT1 enabled	11100b	MMC1	ммсо	UART0	USB0[5]
00b = 19.2MHz 01b = 24MHz 10b = 25MHz 11b = 26MHz	00b (all other values reserved)	Don't care for ROM code		Don't care for ROM code	Don't care for ROM code	0 = CLKOUT1 disabled 1 = CLKOUT1 enabled	11000b	SPI0	MMC0	USB0 <u>[5</u> ]	UART0




5 4 3 2










## 26.1.7.6.4 Pins Used

The list of device pins that are configured by the ROM incase of SPI boot mode are as follows. Please note that all the pins might not be driven at boot time.

Table 26-28. Pins Used for SPI Boot

Signal name	Pin Used in Device
cs	spi0_cs0
miso	spi0_d0
mosi	spi0_d1
clk	spi0_sclk



5 4 3 2

