ENGR 210 / CSCI B441

Testbenches/ Addition / Subtraction

Andrew Lukefahr

Announcements

• P5 is due Friday

· P6 is out due Friday ncarry / oner flow ncarry til: 9-bit addition -) overflow tip: check the book. book online for free.

A simple testbench

```
`timescale 1ns/1ps
module BeltAlarm tb();
logic alarm, //or 'wire'
BeltAlarm dut0( .k(k), .p(p), .s(s),.alarm(alarm));
initial
begin
    k = 'h0; p = 'h0; s = 'h0;
    $monitor ("k:%b p:%b s:%b a:%b", k, p, s, alarm);
    #10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
    $display("@@@Passed");
end
endmodule
```

```
module BeltAlarm(
    input k p, s,
    output alarm
);

assign alarm = k & p & ~s;
endmodule
```

BeltAlarm Testing

```
initial
begin
    k = 'h0; p = 'h0; s = 'h0;
    $monitor ("k:%b p:%b s:%b a:%b",
                   k, p, s, alarm);
    checkAlarm('h0,'h0,'h0,'h0);
    checkAlarm('h0,'h0,'h1, 'h0);
    checkAlarm('h0,'h1,'h0, 'h0);
    checkAlarm('h0,'h1,'h1, 'h0);
    checkAlarm('h1,'h0,'h0, 'h0);
    checkAlarm('h1,'h0,'h1, 'h0);
    checkAlarm('h1,'h1,'h0, 'h1);
    checkAlarm('h1,'h1,'h1,'h0);
    $display("@@@Passed");
end
```

Submodule Example

endmodule

```
'timescale 1 ns/1 ns
module TwoBeltAlarm(
       input k, st pas, sb pas,
       input st drv, sb drv
       output alarm
       logic al pas, al drv; //or `wires`
       //submodules, two different examples
      BeltAlarm ba_pas(.k(k), .p(st_pas),
```

assign alarm = al pas | al drv;

```
'timescale 1 ns/1 ns
                                      module BeltAlarm(
                                           input k, p, s,
                                           output alarm
                                      );
                                          assign alarm = k & p & ~s;
                                      endmodule
BeltAlarm ba_drv(k, st_drv, sb_drv, al_drv); //no named arguments
       .s(sb_pas), .alarm(al_pas)); // with named arguments
```

2-BeltAlarm testbench

#10

end

\$display("@@@Passed");

```
);
                                                             logic al pas, al drv;
`timescale 1ns/1ps
                                                             BeltAlarm ba drv(k, st drv, sb drv, al drv);
                                                             BeltAlarm ba pas(.k(k), .p(st pas),
module tb();
logic k, st_pas, sb_pas, st_drv, sb_drv, alarm;
                                                             assign alarm = al pas | al drv;
                                                         endmodule
TwoBeltAlarm dut0( .k(k), .st_pas(st_pas), .sb_pas(sb_pas),
.st_drv(st_drv), .sb_drv(sb_drv), .alarm(alarm) );
initial begin
  k = 0; st pas = 'b0; sb pas = 'b0; st drv = 'b0; sb drv = 'h0;
  #10
  assert(alarm == 'h0) else $fatal(1, "bad alarm");
```

module TwoBeltAlarm(

output alarm

input k, st pas, sb pas, input st drv, sb drv,

.s(sb pas), .alarm(al pas));

2-BeltAlarm Task

```
task checkAlarm(
    input kV, stPasV, sbPasV,
                                          endmodule
    input stDrvV, sbDrvV,
    input alarmV
    );
    k = kV; stPas=stPasV, sbPas=sbPasV;
    stDrv = stDrvV; sbDrv = sbDrvV;
    #10
    assert(alarm == alarmV) else
        $fatal (1, "bad alarm, expected:%b got:%b",
                      alarmV, alarm);
endtask
```

```
initial begin
                                                     task checkAlarm(
                                                         input kV, stPasV, sbPasV,
   k = 0; st pas = 'b0; sb pas = 'b0;
                                                         input stDrvV, sbDrvV,
   st drv = 'b0; sb drv = 'h0;
                                                         input alarmV
   #10
                                                         );
   assert(alarm == 'h0) else $fatal(1, "bad alarm");
                                                         k = kV; stPas=stPasV, sbPas=sbPasV;
   #10
                                                         stDrv = stDrvV; sbDrv = sbDrvV;
                                                         #10
   checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
                                                         assert(alarm == alarmV) else
   for (int i = 0; i < 32; ++i) begin
                                                              $fatal (1, "bad alarm, expected: %b got: %b",
       $display("i:%d [%b]", i, i[4:0]);
                                                                    alarmV, alarm);
                                                     endtask
       if ((i == 18) | (i == 22) | (i == 30)) // driver
           checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h1);
       else if ((i == 24) | (i == 25) | (i == 27)) / passenger
           checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1);
       else if ((i==26)) //both
           checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h1);
       else
           checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h0);
   end
   $display("@@@Passed");
end
```

For Loops in Testbenches

You can write for-loops in your testbenches

```
module for_loop_simulation ();
  logic [7:0] r_Data; // Create 8 bit value

initial begin
    for (int ii=0; ii<6; ii=ii+1) begin
        r_Data = ii;
        $display("Time %d: r_Data is %b", $time, r_Data);
        #10;
        end
    end
end
endmodule</pre>
```

• Please no for-loops in your synthesizable code (yet)!

```
`timescale 1ns/1ps
module tb();
logic k, st pas, sb pas, st drv, sb drv;
logic alarm;
TwoBeltAlarm dut0(
  .k(k), .st pas(st pas), .sb pas(sb pas),
  .st drv(st drv), .sb drv(sb drv),
  .alarm(alarm)
task checkAlarm(
  input kV, st pasV, sb pasV, st drvV, sb drvV,
  input alarmV
  #1
  k = kV; st pas = st pasV; sb pas = sb pasV;
  st drv = st drvV; sb drv = sb drvV;
  #1
  assert(alarm == alarmV) else
    $fatal (1, "bad alarm, expected:%b got:%b", alarmV, alarm);
  #1;
endtask
```

```
initial
begin
  k = 0; st pas = 'b0; sb pas = 'b0;
  st drv = b0; sb drv = h0;
  $monitor ("k:%b stPas:%b sbPas:%b stDrv:%b sbDrv:%b, a:%b",
    k, st pas, sb pas, st drv, sb drv, alarm);
  #10
  assert(alarm == 'h0) else $fatal(1, "bad alarm");
  #10
  checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
  for (int i = 0; i < 32; ++i) begin
    $display("i:%d [%b]", i, i[4:0]);
    if (i == 18) | (i == 22) | (i == 30)) // driver
      checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1);
    else if ( (i == 24) | (i == 25) | (i == 27)) //passenger
       checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1);
    else if ( (i==26) )
       checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1);
    else
       checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h0);
  end
  $display("@@@Passed");
end
endmodule
                                                                   10
```

```
Vivado Simulator 2020.2
Time resolution is 1 ps
run -all
i:
           0 [00000]
k:0 stPas:0 sbPas:0 stDrv:0 sbDrv:0, a:0
               i:
k:(0) stPas:(0) sbPas:(0) stDrv(0) sbDrv(1
i:
            2 [00010]
k:0 stPas:0 sbPas:0 stDrv:1 sbDrv:0, a:0
i:
            3 [00011]
k:0 stPas:0 sbPas:0 stDrv:1 sbDrv:1, a:0
i:
           4 [00100]
k:0 stPas:0 sbPas:1 stDrv:0 sbDrv:0, a:0
i:
            5 [00101]
k:1 stPas:1 sbPas:1 stDrv:0 sbDrv:0, a:0
i:
           29 [11101]
k:1 stPas:1 sbPas:1 stDrv:0 sbDrv:1, a:0
i:
           30 [11110]
k:1 stPas:1 sbPas:1 stDrv:1 sbDrv:0, a:1
i:
           31 [11111]
k:1 stPas:1 sbPas:1 stDrv:1 sbDrv:1, a:0
@@@Passed
exit
```

Launch with:

03_Code Demo

• wire

- Only used with 'assign' and module outputs
- Boolean combination of inputs
- Can never hold state

•logic

- Used with 'always' and module outputs
- Can be Boolean combination of inputs
- Can hold state (but doesn't have to)

Verilog (OLD) Rules:

- Use reg (or logic) for left hand side (LHS) of signals assigned inside in always blocks
- Use Verilog wire for LHS of signals assigned outside always blocks

Much of the Internet still uses this!

This works for E210/B441!

SystemVerilog (NEW) Rules: Just use 'logic'*

* EXCEPT

```
logic foo = 'h42; (BAD)
    wire foo = h42; (OK)
    logic foo;
\sigma G = h42; (OK)
```

SystemVerilog (NEW) Rules: Just use 'logic'*

<- Also works in E210/B441

* EXCEPT

```
logic foo = 'h42; (BAD)
wire foo = 'h42; (OK)
logic foo;
assign foo = 'h42; (OK)
```

UPDATE: 'wire' vs 'logic'

```
SystemVerilog (NEW) Rules:

Just use 'logic'*
```

* EXCEPT

```
logic foo = 'h42; (BAD) (OK)
logic foo = a & b; (BAD - Initial a & b only)
wire foo = a & b; (OK)
logic foo;
assign foo = a & b; (OK)
```

Arrays in Verilog

• Bundle multiple wires together to form an array.

```
type [mostSignificantIndex:leastSignificantIndex] name;
```

Examples


- logic [15:0] x; //declare 16-bit array
- x[2] // access wire 2 within x
- x[5:2] //access wires 5 through 2
- $x[5:2] = \{1,0,y,z\}; //concatenate 4 signals$

Arrays in Verilog

• Can also be used in module definitions

```
module multiply (
  input [7:0] a, //8-bit signal
  input [7:0] b, //8-bit signal
  output [15:0] c //16-bit signal
  );
  //stuff
endmodule
```

Arrays in Verilog



Can also be used in module definitions

```
module multiply (
  input [7:0] a, //8-bit signal
  input [7:0] b, //8-bit signal
  output logic [15:0] c //16-bit signal
  );
  //stuff
endmodule
```

Constants in Verilog

- A logic can only be a 1 or 0
- Arrays need more bits, how to specify?

- 8'h0 = 0000 0000 //using hex notation
- 8'hff = 1111 1111
- 8' b1 = 0000 0001 // using binary notation
- $\bullet 8'b10 = 0000 0010$
- 8' d8 = 0000 1000 //using decimal notation

Constants in Verilog

```
logic [7:0] aa ;
aa = \{1'b0, 1'b1, 1'b0, 1'b0
                                                                                                        1'b1,1'b0,1'b0,1'b0};
 aa = 8'b01001000;
aa = \{8\{1'b1\}\}; //concat
 aa = 'hff; //inferred
multiply m0(.a(aa), .b(8'h1), .c(cc));
```

always comb Blocks

```
wire foo = x & y | z;
```

OLD Verilog

... is equivalent to ...

```
logic foo;
assign foo = x & y | z;
```

New SystemVerilog

... is equivalent to ...

```
logic foo;
always_comb //comb-inational
  foo = x & y | z;
```

New SystemVerilog Syntax

always_comb adds if

```
module decoder (
       input [1:0] sel,
      output logic [3:0] out
      );
   always comb begin
       if (sel == 2'b00) begin
             out = 4'b0001;
      end else if (sel == 2'b01) begin
             out = 4'b0010;
      end else if (sel == 2'b10) begin
             out = 4'b0100;
      end else if (sel == 2'b11) begin
             out = 4'b1000;
      end
   end
endmodule
```

always comb adds case

```
module decoder (
       input [1:0] sel,
       output logic [3:0] out
       );
   always_comb begin
       case(sel)
              2'b00: out=4'b0001;
              2'b01: out=4'b0010;
              2'b10: out=4'b0100;
              2'b11: out=4'b1000;
       endcase
   end
```

always comb with case

```
module decoder (
       input [1:0] sel,
       output logic [3:0] out
       );
   always_comb begin
       case (sel)
              2'b00: out=4'b0001;
              2'b01: out=4'b0010;
              2'b10: out=4'b0100;
                                   // what about sel==2'b11?
       endcase
   end
```

endmodule

always comb with case


```
module decoder (
      input [1:0] sel,
                                         Always specify
      output logic [3:0] out
      );
                                         defaults for
   always comb begin
                                         always comb!
      out = 4'b0000; //default
      case (sel)
            2'b00: out=4'b0001;
            2'b01: out=4'b0010;
            2'b10: out=4'b0100;
                               // what about sel==2'b11?
      endcase
   end
```

endmodule

Always specify defaults for always_comb!

Always specify defaults for always comb!


1-Bit "Full" Adder to 'always_comb'



```
module FullAddr
   input a,b,ci,
  output s, co
   assign s = a ^ b ^ ci;
   assign co = (a \& b)
             ((a ^ b) & ci);
endmodule
```

```
module FullAddr
input a b ci,
out put logics, cc
);
always-comb begin
s=0; Co=0; 11 defaults
    5= a n b n ci;
co = (a & b) | ((A n b) & ci);
  endmodule
```

1-Bit "Full" Adder to 'always_comb'



```
module FullAddr
   input a,b,ci,
   output s, co
   );
   assign s = a ^ b ^ ci;
   assign co = (a \& b)
             ((a ^ b) & ci);
endmodule
```

```
module FullAddr (
   input a,b,ci,
   output logic s, co
   );
   always comb begin
       s = a ^ b ^ ci;
       co = (a \& b) |
          ((a ^ b) & ci);
   end
endmodule
```


Addition / Subtraction


Half Adder

$$\times + y = carr Sum$$
 $0 + 0 = 0$
 $0 + 0 = 0$
 $0 + 1 = 1$
 $1 + 0 = 1$
 $1 + 1 = 2$

Binary Addition

• What if x and y are 2-bits each?







Full Adder

P2: use "+" in Verilos

Fu	A	d	d	pr	,
I G	/ \	U ₁	U		


$\exists U$	U	CI		1	
i	X	У	Z	С	S
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	0	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	1	0
6	1	1	0	1	0
7	1	1	1	1	1





log17 [7:0] X= a+5;

1-Bit "Full" Adder




```
module FullAddr (
   input a,b,ci,
   output s, co
);
```

```
assign s = a ^ b ^ ci;
assign co = (a & b) | ((a ^ b) & ci)
```

endmodule

Ripple-Carry Adder (23 C2 C1 C. 23 X3 X2 X1 X0 + 43 42 41 40 74 73 72 71 70



Subtraction with Adders?

• We've done A+B, what about A−B?


$$-B = NB+1$$


$$A-B = A + (-B) = A + NB+1$$

$$A_{3} = A_{3} = A_{3} = A_{2} = A_{3} = A_{4} = A_{5} = A_{5$$

Adder/Subtractor

- Mode input:
 - If M = 0, then S = A + B, the circuit performs addition
 - If M = 1, then $S = A + \overline{B} + 1$, the circuit performs subtraction









Overflow

Assume 4-bit addition

Unsigned





Signed

$$\frac{0100}{0101} + 0110 \rightarrow 0100 + 1 = 0101 = +5$$

Overflow

Overflow for signed numbers?

Overflow for signed numbers?

$$-2 - (0010) = 10011 = 1110 = 10001$$

$$+-1 - (0001) = 111011 = 11111$$

$$10001$$

$$+2 = 0010 = 1000$$

$$+11111$$

$$10001$$

Overflow for signed numbers


Overflow detection

- When two numbers with n digits each are added and the sum is a number occupying n+1 digits, we say that an overflow occurred.
- The detection of an overflow after the addition of two binary numbers depends on whether the numbers are considered to be signed or unsigned.
- When two unsigned numbers are added, an overflow is detected from the end carry out of the most significant position.
- In case of signed numbers, two details are important: the leftmost bit always represents the sign, negative numbers are in 2's-complement form.
- When two signed numbers are added:
 the sign bit is treated as part of the number
 the end carry does not indicate an overflow.

Overflow detection

- An overflow cannot occur after an addition if one number is positive and the other is negative, since adding a positive number to a negative number produces a result whose magnitude is smaller than the larger of the two original numbers.
- An overflow may occur if the two numbers added are both positive or both negative.
- An overflow condition can be detected by observing the carry into the sign bit position and the carry out of the sign bit position.
 - If these two carries are equal, there was no overflow.
 - If these two carries are not equal, an overflow has occurred.
- If the two carries are applied to an exclusive-OR gate, an overflow is detected when the output of the gate is equal to 1.

Adder with overflow detection



P3 Tips

Next Time

Latches / Flip-Flops


Gate Delay

- Gates are not magic, they are physical
- Takes time for changes flow through
- Assume 5ps (5E-12) / gate

How fast can we update our adder?

Full Adder Gate Delay


Assume 5ps/gate



What is the total delay on s? on c?

Ripple-Carry Gate Delays

What is the total delay here?



Adder Gate Delays

What is the total delay for:

- 1-bit addition:
- 4-bit addition:
- 8-bit addition:
- 16-bit addition:
- 32-bit addition:
- 64-bit addition:

Adder Gate Delays

What is the total delay for:

```
• 1-bit addition:
```

- 4-bit addition:
- 8-bit addition:
- 16-bit addition:
- 32-bit addition:
- 64-bit addition:

```
(5ps
60ps
(20ps
240ps
450ps
960ps = 2 | 6Hz
```

Faster Adder Options?

• What can be done to build a faster 64-bit adder?

Next Time

Latches / Flip-Flops