ALU

ENGR 210 / CSCI B441 "Digital Design"

# Flip-Flops

Andrew Lukefahr

#### Announcements

• P7 Saturating Counter is out

- P8 Elevator Controller is out
  - This one is hard.

### UPDATE: 'wire' vs 'logic'

```
SystemVerilog (NEW) Rules:
       Just use 'logic'*
```

```
* EXCEPT
```


```
logic foo = a & b; (BAD - Initial values of a & b only)
wire foo = a \& b; (OK)
logic foo;
assign foo = a & b; (OK)
```

# Always specify defaults for always comb!


# BLOCKING (=) FOR always\_comb

NON-BLOCKING (<=) for always\_ff

#### Last Time: SR Latch




#### D-Latch



••

## Inputs to D Latches

#### Output Follows Input when Enable=1



#### Glitches


- -) unintended, short, errors in bodean logic
  - -) Caused by gate delays

Assume 10ps / gate.


B

- A=1, C=1, B falls
- What is F?

421821C=1




#### Glitches on D-Latches




#### Inferred Latches

```
wire x,y,z;
reg foo, bar ;
```



```
always_comb begin
   if (x) foo = y & z; //bad:
   if (x) bar = y | z; // what if ~x?
end
```

What if 
$$x == 0$$
?



#### X \_\_\_\_for

#### Defaults

```
wire x,y,z;
reg foo, bar;

always_comb begin


foo = x; bar = x; //good: defaults

if (x) foo = y & z; //
if (x) bar = y | z; //
end
```

What if x == 0? foo = bar = x!


Always specify defaults for always comb!

# Always specify defaults for always comb!



## Levels vs. Edges

# D Flip-Flop vs. D Latch



## D Flip-Flop in Verilog

```
module d ff (
   input d,
                      //data
   input en,
                    //enable
   output reg q //reg-isters hold state
);
     always ff@(posedge en ) //pos-itive edge of en-able
     begin
                 q <= d; //non-blocking assign
                 qn <= ~d; //optional
     end
endmodule
```

## D Flip-Flop w/ Clock

```
module d ff (
    input d,
                       //data
    input clk,
                     //clock
    output reg q //reg-isters hold state
);
      always ff@(posedge clk )
      begin
                 q <= d; //non-blocking assign</pre>
                 qn <= ~d; //optional
      end
endmodule
```

#### Blocking vs. NonBlocking Assignments

- Blocking Assignments (= in Verilog)
  - Execute in the order they are listed in a sequential block;
  - Upon execution, they immediately update the result of the assignment before the next statement can be executed.

LHS RHS

Blocking vs. NonBlocking Assignments

- Non-blocking assignments (<= in Verilog):</li>
  - Execute <u>concurrently</u>
  - Evaluate the expression of all <u>right-hand sides</u> of each statement in the list of statements before assigning the <u>left-hand sides</u>.
  - Consequently, there is no interaction between the result of any assignment and the evaluation of an expression affecting another assignment.
  - Nonblocking procedural assignments be used for all variables that are assigned a value within an edge-sensitive cyclic behavior. a(a)

## Blocking vs. NonBlocking

```
always_comb
begin
    x = a + 1;
    y = x + 1;
    z = z + 1;
end
```

```
always_ff @(posedge clk)
begin

    x <= a + 1;
    y <= x + 1;
    z <= z + 1;
end</pre>
```

#### Blocking vs. Non-Blocking Assignments

- ONLY USE BLOCKING (=) FOR COMBINATIONAL LOGIC
  - •always\_comb

- ONLY USE NON-BLOCKING (<=) FOR SEQUENTIAL LOGIC
  - •always\_ff
- Disregard what you see/find on the Internet!

# BLOCKING (=) FOR always\_comb

NON-BLOCKING (<=) for always\_ff


## D-FlipFlop w/Clock

```
module d ff (
    input d,
                    //data
    input clk, //clock
   output logic q //reg-isters hold state
     always ff @ ( posedge clk )
     begin
          q <= d; //non-blocking assign
     end
            What is q before posedge clk?
endmodule
```

#### D-FF's with Reset

- Two different ways to build in a reset
  - Synchronous
  - Asynchronous

## Registers




## 4-bit Register in Verilog


```
module d ff (
    input
                    d, //data
    input
                   clk, //clock
   output logic q //output register
     always ff @ ( posedge clk )
     begin
          q <= d; //non-blocking assign
     end
endmodule
```

### 4-bit Register in Verilog

```
module d ff (
   input [3:0] d, //data
   input clk, //clock
   output logic [3:0] q //output register
     always ff @ ( posedge clk )
     begin
         q <= d; //non-blocking assign
     end
endmodule
```


## D Flip-Flops as Shift Registers





## Shift-Register in Verilog


```
module shift_register (
   input clk, rst, D,
   output [3:0] Q );
```



endmodule

## Shift-Register in Verilog

```
module shift register (
   input clk, rst, D,
   output [3:0] Q );
   logic [3:0] dff;
   logic [3:0] next dff;
   always ff(@posedge clk) begin
      if (rst) dff <= 4'h0;
      else dff <= next dff;
   end
   always comb
      next dff = \{ dff[2:0], D \};
   assign Q = dff;
endmodule
```



## Shift-Register in Verilog

```
module shift register (
   input clk, rst, D,
   output [3:0] Q );
   logic [3:0] dff;
   logic [3:0] next dff;
   always ff(@posedge clk) begin
      if (rst) dff <= 4'h0;
      else dff <= next dff;
   end
   always comb
      next dff = { dff[2:0], D};
   assign Q = dff;
endmodule
```

#### What does this module do?

```
module mystery(
   input clk, //clock
   input rst, //reset
   output logic out //output
   logic [3:0] D;
   wire [4:0] sum;
   always ff @( posedge clk ) // <- sequential logic
   begin
       if (rst) D <= 4'h0;
       else D <= sum; //non-blocking
   end
   always comb // <- combinational logic
       \{out, sum\} = \{0, D\} + 5'h1; //blocking
endmodule
```

## What does this module do?

```
Comp
                                                         current
                                          rext
                                                         value
                                                                    block
module counter (
                                          Valve
    input clk,
                       //clock
    input rst,
                       //reset
   output logic out
                      //output
                                               always-ff
   logic [3:0] D;
   wire [4:0] sum;
   always ff @( posedge clk ) // <- sequential logic
                                              uses FF's
   begin
       if (rst) D <= 4'h0;
                            //non-blocking
       else
                D <= sum;
   end
                                              luses AND, OR, NUT
    always comb // <- combinational logic
        \{out, sum\} = \{0, D\} + 5'h1; //blocking
endmodule
```

#### Next Time

• State machines