



E210 Engineering Cyber-Physical Systems (Spring 2021)

SPI Peripheral (Basys3)


Bryce Himebaugh

Weekly Focus	Reading	Monday	Wed	Lab
Exam/CPS Introduction	Ref 1 Chapter 1	3/8: Exam 1	3/10: CPS Introduction	Project 5 Raspberry PI Setup
Raspberry Pi	Ref 2 Chapter 1-3	3/15: Pi Intro/UART Bus	3/17: Git/Github	
I2C Bus	Ref 3	3/22: I2C Bus	3/24: Wellness Day	Project 6 I2C Pressure Sensor
Python/Sensor	Ref 4, Ref 5	3/29: Classes/Modules	3/31: Pressure Sensor	
SPI	Ref 6	4/5: SPI Bus Overview	4/7: SPI HDL Design	Project 7 SPI Connected I/O
SPI	Ref 7 Chapter 1	4/12: SPI HDL Design	4/14: Sensor Memory	
Network Interface	Ref 7 Chapter 2	4/19: Ethernet Interface	4/21: MQTT	Project 8 Network Interface
MQTT/Flask	Ref 7 Chapter 14	4/26: Flask	4/29: Open Topic	

<https://engr210.github.io/>




Raspberry SPI Link






SPI Bus Review

Single Peripheral



Reading


Figure 5. SPI read protocol



The SPI Read command is performed with 16 clock pulses. The multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

Writing

Figure 7. SPI write protocol



Raspberry Pi Python SPI





Table 14. Registers address map

Name	Type	Register Address		Default	Function and comment
		Hex	Binary		
Reserved (Do not modify)		00-07 0D - 0E			Reserved
REF_P_XL	R/W	08	0001000	00000000	
REF_P_L	R/W	09	0001001	00000000	
REF_P_H	R/W	0A	0001010	00000000	
WHO_AM_I	R	0F	0001111	10111011	Dummy register
RES_CONF	R/W	10	0010000	011111010	
Reserved (Do not modify)		11-1F			Reserved
CTRL_REG1	R/W	20	010 0000	00000000	
CTRL_REG2	R/W	21	010 0001	00000000	
CTRL_REG3	R/W	22	010 0010	00000000	
INT_CFG_REG	R/W	23	0100011	00000000	




```
1  #!/usr/bin/env python3
2
3  # spitest.py
4  # A brief demonstration of the Raspberry Pi SPI interface, using the Sparkfun
5  # Pi Wedge breakout board and a SparkFun Serial 7 Segment display:
6  # https://www.sparkfun.com/products/11629
7
8  import time
9  import spidev
10
11 # We only have SPI bus 0 available to us on the Pi
12 bus = 0
13
14 # Device is the chip select pin. Set to 0 or 1, depending on the connections
15 device = 0
16
17 # Enable SPI
18 spi = spidev.SpiDev()
19
20 # Open a connection to a specific bus and device (chip select pin)
21 spi.open(bus, device)
22
23 # Set SPI speed and mode
24 spi.max_speed_hz = 500000
25 spi.mode = 0
26
27 readval = spi.xfer2([0x8F,0x00])
28 print(readval)
29
30
```






Xilinx Artix 7 XC7A35T




Front View



Back View






Front View

CPG236 BGA Package



CP236 and CPG236 Packages—XC7A15T, XC7A35T, and XC7A50T CPG236 Package (only)—XA7A15T, XA7A35T, and XA7A50T





User I/O Pins	Transceiver Pins	Dedicated Pins	Other Pins
<p>○ IO_LXXY_#</p> <p>○ IO_XX_#</p> <p>Multi-Function Pins</p> <p>B ADV_B ⊕ VRN</p> <p>B FCS_B ⊖ VRP</p> <p>B FOE_B ⊗ VREF</p> <p>B MOSI ⊙ D00-D31</p> <p>B FWE_B ⊙ A00-A28</p> <p>B DOUT_CSO_B ⊙ DQS</p> <p>B CSI_B ⊙ MRCC</p> <p>B PUDC_B ⊙ SRCC</p> <p>U RDWR_LB</p> <p>7 RS0-RS1</p> <p>● AD0P/AD0N-AD15P/AD15N</p> <p>⊖ EMCCLK</p>	<p>E MGTAVCC_G#</p> <p>V MGTAVTT_G#</p> <p>A MGTAVCCAUX_G#</p> <p>< MGTAVTTRCAL</p> <p>G MGTTRREF</p> <p>⬠ MGTREFCLK1IOP</p> <p>⬠ MGTREFCLK1ON</p> <p>⬠ MGTPRX_P</p> <p>⬠ MGTPRX_N</p> <p>⬠ MGTPTX_P</p> <p>⬠ MGTPTX_N</p>	<p>C CCLK_0</p> <p>CFGBVS_0</p> <p>D DONE_0</p> <p>J DXP_0</p> <p>L DXN_0</p> <p>■ GNDADC_0</p> <p>Y INIT_B_0</p> <p>0 M0_0</p> <p>1 M1_0</p> <p>2 M2_0</p> <p>P PROGRAM_B_0</p> <p>K TCK_0</p> <p>I TDI_0</p> <p>O TDO_0</p> <p>M TMS_0</p> <p>■ VCCADC_0</p> <p>⊕ VCCBATT_0</p> <p>S VP_0</p> <p>S VN_0</p> <p>S VREFP_0</p> <p>S VREFN_0</p>	<p>■ GND</p> <p>■ VCCAUX_IO_G#</p> <p>■ VCCAUX</p> <p>■ VCCINT</p> <p>■ VCCO_#</p> <p>■ VCCBRAM</p> <p>■ NC</p>



Basys3 PMOD Connectors


Pmod Connectors x4






Pmod JA	Pmod JB	Pmod JC	Pmod JXADC
JA1: J1	JB1: A14	JC1: K17	JXADC1: J3
JA2: L2	JB2: A16	JC2: M18	JXADC2: L3
JA3: J2	JB3: B15	JC3: N17	JXADC3: M2
JA4: G2	JB4: B16	JC4: P18	JXADC4: N2
JA7: H1	JB7: A15	JC7: L17	JXADC7: K3
JA8: K2	JB8: A17	JC8: M19	JXADC8: M3
JA9: H2	JB9: C15	JC9: P17	JXADC9: M1
JA10: G3	JB10: C16	JC10: R18	JXADC10: N1





Basys3: Pmod Pin-Out Diagram



Analog Inputs

Dual Analog/Digital Pmod (JXADC)



Analog Inputs

1. Dual A2D Converters
2. 12-Bit
3. 1 MSPS
4. Built in Sensors
 - Temperature
 - Power Rails

Dual Analog/Digital Pmod (JXADC)








Figure 1-1: XADC Block Diagram

https://www.xilinx.com/support/documentation/user_guides/ug480_7Series_XADC.pdf



Pin Voltages

Raspberry Pin Input Pins

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
V_{IL}	Input Low Voltage	VDD IO = 1.8V	-	-	0.6	V
		VDD IO = 2.7V	-	-	0.8	V
		VDD IO = 3.3V	-	-	0.9	V
V_{IH}	Input high voltage ^a	VDD IO = 1.8V	1.0	-	-	V
		VDD IO = 2.7V	1.3	-	-	V
		VDD IO = 3.3V	1.6	-	-	V
I_{IL}	Input leakage current	TA = +85°C	-	-	5	μA
C_{IN}	Input capacitance	-	-	5	-	pF



Raspberry Pi Output Pins

Symbol	Parameter	Conditions	Min	Typical	Max	Unit
V_{OL}	Output low voltage ^b	VDD IO = 1.8V, IOL = -2mA	-	-	0.2	V
		VDD IO = 2.7V, IOL = -2mA	-	-	0.15	V
		VDD IO = 3.3V, IOL = -2mA	-	-	0.14	V
V_{OH}	Output high voltage ^b	VDD IO = 1.8V, IOH = 2mA	1.6	-	-	V
		VDD IO = 2.7V, IOH = 2mA	2.5	-	-	V
		VDD IO = 3.3V, IOH = 2mA	3.0	-	-	V



Xilinx Artix XC7A35T FPGA

```
182 | set_property PACKAGE_PIN K17 [get_ports {MOSI}]
183 | set_property IOSTANDARD LVCMOS33 [get_ports {MOSI}]
184 | ##Sch name = JC2
```

Table 8: SelectIO DC Input and Output Levels⁽¹⁾⁽²⁾

I/O Standard	V _{IL}		V _{IH}		V _{OL}	V _{OH}	I _{OL}	I _{OH}
	V, Min	V, Max	V, Min	V, Max	V, Max	V, Min	mA, Max	mA, Min
HSTL_I	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.00	-8.00
HSTL_I_18	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	8.00	-8.00
HSTL_II	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	16.00	-16.00
HSTL_II_18	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	16.00	-16.00
HSUL_12	-0.300	V _{REF} - 0.130	V _{REF} + 0.130	V _{CCO} + 0.300	20% V _{CCO}	80% V _{CCO}	0.10	-0.10
LVCMOS12	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 3	Note 3
LVCMOS15	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	25% V _{CCO}	75% V _{CCO}	Note 4	Note 4
LVCMOS18	-0.300	35% V _{CCO}	65% V _{CCO}	V _{CCO} + 0.300	0.450	V _{CCO} - 0.450	Note 5	Note 5
LVCMOS25	-0.300	0.7	1.700	V _{CCO} + 0.300	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVCMOS33	-0.300	0.8	2.000	3.450	0.400	V _{CCO} - 0.400	Note 4	Note 4
LVTTTL	-0.300	0.8	2.000	3.450	0.400	2.400	Note 5	Note 5
MOBILE_DDR	-0.300	20% V _{CCO}	80% V _{CCO}	V _{CCO} + 0.300	10% V _{CCO}	90% V _{CCO}	0.10	-0.10
PCI33_3	-0.400	30% V _{CCO}	50% V _{CCO}	V _{CCO} + 0.500	10% V _{CCO}	90% V _{CCO}	1.50	-0.50
SSTL135	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	13.00	-13.00
SSTL135_R	-0.300	V _{REF} - 0.090	V _{REF} + 0.090	V _{CCO} + 0.300	V _{CCO} /2 - 0.150	V _{CCO} /2 + 0.150	8.90	-8.90
SSTL15	-0.300	V _{REF} - 0.100	V _{REF} + 0.100	V _{CCO} + 0.300	V _{CCO} /2 - 0.175	V _{CCO} /2 + 0.175	13.00	-13.00

https://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf



Shift Registers

4 Bit Shift Register




Figure 16.9: A Shift Register Made from Four D Flip Flops

[Source: Nelson \(2019\) Designing Digital Systems with SystemVerilog \(v2.0\)](#)

4 Bit Shift Register (Behavioral SystemVerilog)

Program 17.3.1 SystemVerilog Code for a 4-Stage Shift Register

```
module delay4 (  
    input logic clk, SerialIn,  
    output logic[3:0] Q);  
  
    always_ff @(posedge clk)  
    begin  
        Q[3] <= SerialIn;  
        Q[2] <= Q[3];  
        Q[1] <= Q[2];  
        Q[0] <= Q[1];  
    end  
  
endmodule
```

[Source: Nelson \(2019\) Designing Digital Systems with SystemVerilog \(v2.0\)](#)



Refinement ...

Program 17.3.2 SystemVerilog Code for a 4-Stage Shift Register - Simplified Version

```
module delay4 (  
    input logic clk, SerialIn,  
    output logic[3:0] Q;  
  
    always_ff @(posedge clk)  
        Q <= {SerialIn, Q[3:1]};  
  
endmodule
```

[Source: Nelson \(2019\) Designing Digital Systems with SystemVerilog \(v2.0\)](#)



What is the effect of this reordering?

```
module delay4 (  
    input logic clk, SerialIn,  
    output logic[3:0] Q;  
  
    always_ff @(posedge clk)  
    begin  
  
        Q[2] <= Q[3];  
        Q[0] <= Q[1];  
        Q[3] <= SerialIn;  
        Q[1] <= Q[2];  
    end  
  
endmodule
```

[Source: Nelson \(2019\) Designing Digital Systems with SystemVerilog \(v2.0\)](#)



Asynchronous Input

Consider the following general architecture ...






Figure 16.12: Register Transfer Level (RTL) Structure

Asynchronous Input

1. Simplifying Design Assumption: combinational logic stabilizes before the sequential circuitry uses the resulting values.
2. Consider signals from a different clock domain
 - Raspberry Pi...



Consider the following state machine.



Assume A arrives from a different clock domain.
Arrival of A can be any time relative to clk .

Consider the following timing ...




Figure 24.2: Timing Problem of Figure [24.1](#)

Solution: Add a flip flop ...




Figure 24.3: Synchronizing an Asynchronous Input

No free lunch ... A is now stable but delayed by 1 clock.

Asynchronous Output

Consider the following general architecture ...





Figure 16.12: Register Transfer Level (RTL) Structure

Consider the following ATM signal



If dispense signal were going to another module within the same clock domain, no issue. What if this were a different clock domain?

Synchronize combinational logic before output




Figure 24.5: Generating a Glitch-Free Output