ENGR 210 / CSCI B441 "Digital Design"

Memory

Andrew Lukefahr

Announcements

- P9 SPI
 - This one is new. Might be some changes.
 - Last one

• Final: 75/6 @ 12.40-2:40pm

Friday

Fixmel.

P9 SPI QuickStart

We build the Vivado project for you:

```
git clone https://github.com/ENGR210/P9 SPI.git
cd P9_SPI
make setup
vivado vivado/vivado.xpr
```

We provide you with Testbenches


Same ones as the Autograder!


ROM vs RAM

- ROM Read-Only Memory
 - Input: address
 - Output: fixed value


- RAM Random-Access Memory
 - Read/Write version of a ROM

Rom Cell







Array of ROM Cells




2-bit ROM



2-bit ROM of AND + OR





ROM in Verilog

```
module ROM (
  input [1:0] addr,
  output [3:0] data
  logic [3:0] array [0:3]; //2D Array
  assign array = { 4'b0011, 4'b0110, 4'b0101, 4'b1100}
  assign data = array[addr]; 

Select a row for ontput
endmodule
```

RAM


• Similar to ROM

• BUT WRITABLE!


RAM


• Similar to ROM

• BUT WRITABLE!



4-bit RAM





Flip-Flop RAM in Verilog

```
module RAM (
  input clk,
  input [1:0] addr,
  input
       set,
  input [3:0] set data,
  output [3:0] read data
  logic [3:0] array [0:3]; //2D Array
  assign read data = array[addr];
endmodule
```

Flip-Flop RAM in Verilog

```
module RAM (
  input clk,
  input [1:0] addr,
  input set,
  input [3:0] set data,
  output [3:0] read data
  logic [3:0] array [0:3]; //2D Array
  always ff @(posedge clk) begin
      if (set) array[addr] <= set data;</pre>
  end
  assign read data = array[addr];
endmodule
```

Aside: Latch RAM in Verilog

```
coddes not red clk
module RAM (
 input [1:0] addr,
 input
           set,
 input [3:0] set data,
 output [3:0] read data
 logic [3:0] array [0:3]; //2D Array
 always_latch begin //if you really want a latch
                                               default
     end
 assign read data = array[addr];
endmodule
```

Any glitch on set will kill this. Do not use in class!

Aside: SRAM vs DRAM

• SRAM:

- Static RAM
- What we've discussed so far
- Uses full SR Latch to maintain value

• DRAM:

- Dynamic RAM
- Charges capacitor to store charge
- Requires active "refresh" circuit

Aside: SRAM vs DRAM

• SRAM:


- Uses full SR Latch to maintain value
- + Easier
- Bigger cells
- Higher power


• DRAM:

- Charges capacitor to store charge
- + Smaller cells, higher density
- Requires sophisticated read and "refresh" circuits

Stacks

• First-In-Last-Out data structure







- Defines two operations:
 - push(x): adds an element to the end of the stack
 - X = pop(): returns most recently-added element from the stack

Stacks


- In C/C++:
 - Can grow to (near) arbitrary sizes
 - Implemented with linked lists
 - malloc() allows more memory for bigger stacks

- In Hardware:
 - Don't have malloc()
 - Can't get "more gates"
 - Fixed size!






• Use an array as a fixed-size stack



Fixed-Size Stack in Hardware

- We can use a RAM block as a stack
- Just need to add head index




Stack with RAMs

Given: RAM array (shown)

• Make: 4-element 4-bit **Stack**

• Recall: First-In-Last-Out

• Tip: Use a state machine!



Stack with RAMs


Two stack "functions"

• push:

- Adds element to stack
- push (4'b XXXX)

• pop:

- Removes element from stack
- 4'bXXXX = pop()




Stack with RAMs

```
Input data
   push ( 4'b 0001)
read = 00 j l'nprit = 0001, RdWr = 0, mem En = 1
                                                               Word 0
head & head + ()
push (4'b 0010)

Mead = Address inputs
                                                               Word
                                                             2 \times 4
head = 01, input = 00W, RIWR =0, memEn =1
                                                            decoder
head Li head +1
                                                               Word 2
   push ( 4'b 0100)
                                                               Word 3
   push (4'b 1000)
                                                  Read/Write
                                                                                    Output data
```

push/pop with RAMs

```
push( 4'b 0001)
push( 4'b 0010) 🗸
push( 4'b 0100) 🗸
          pop() => 0 / 00
pop() -> 0010
push(4'b 1000) 1
push( 4'b 0011)
          pop()
          pop()
push( 4'b 0110)
          pop()
```



Stack Logic

- Inputs: push req, [3:0] push data
- Inputs To RAM: addr, set, [3:0] set_data

```
module RAM (
  input clk,
  input [1:0] addr,
  input set,
  input [3:0] set_data,
  output [3:0] read_data
)
```

Push State Machine

```
assign pop-data =

always. If (@ posedge clk) hegen

if (1st) 1111

else begin
```

```
module RAM (
  input clk,
  input [1:0] addr,
  input set,
  input [3:0] set_data,
  output [3:0] read_data
)
```

a) ev

Pop Logic

- Inputs: pop_req
- Outputs: [3:0] pop data
- Inputs To RAM: addr, set
- From RAM: [3:0] read data

```
module RAM (
  input clk,
  input [1:0] addr,
  input set,
  input [3:0] set_data,
  output [3:0] read_data
)
```

Stack(

Pop State Machine

```
push + pop/ head = head + (head-1)
output = wew(head-1)
push & pol
                                                      nead = head


nead = head


ontput = a mem [head-1] (comb)

mem [head-1] (aclk)
```

Challenge: Push+Pop Together


• This needs to be a "replace" in the RAM.






Challenge: Push+Pop Error Logic

• What happens if the RAM is empty? Or Full?





pash -) succeed

pop -) fail

push + pop -)

push - err = 0

pop -err = 1

Next Time

• FPGA Structures