


E210 Engineering Cyber-Physical Systems (Spring 2021)

# SPI Peripheral (Basys3)

Weekly Focus	Reading	Monday	Wed	Lab
Exam/CPS Introduction	Ref 1 Chapter 1	<b>3/8:</b> Exam 1	3/10: CPS Introduction	Project 5 Raspberry PI Setup
Raspberry Pi	Ref 2 Chapter 1-3	3/15: Pi Intro/UART Bus	3/17: Git/Github	
I2C Bus	Ref 3	3/22: I2C Bus	3/24: Wellness Day	Project 6 I2C Pressure Sensor
Python/Sensor	Ref 4, Ref 5	3/29: Classes/Modules	3/31: Pressure Sensor	
SPI	Ref 6	4/5: SPI Bus Overview	<b>4/7:</b> SPI HDL Design	Project 7 SPI Connected I/O
SPI	Ref 7 Chapter 1	4/12: SPI HDL Design	4/14: Sensor Memory	
Network Interface	Ref 7 Chapter 2	4/19: Ethernet Interface	<b>4/21:</b> MQTT	Project 8 Network Interface
MQTT/Flask	Ref 7 Chapter 14	<b>4/26:</b> Flask	4/29: Open Topic	




#### Raspberry SPI Link




## **SPI Bus**

### Single Peripheral



### Reading


Set to 1, for reading Auto-Increment Address





The SPI Read command is performed with 16 clock pulses. The multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.




### Writing









SPI SCK, MOSI, and CE Signals

# **Asynchronous Input**

### Solution: Add a flip flop ...





Figure 24.3: Synchronizing an Asynchronous Input

No free lunch ... A is now stable but delayed by 1 clock.

## **General Synchronization**



### Module I/O

```
module synchronize_input_rf(
                         input clk,
                         input rst,
                         input unsync,
                         output logic sync,
                         output logic rising_edge,
                         output logic falling edge
```

## **Internal Signals**

logic [2:0] data;



### Sequential Logic


```
always_ff @(posedge clk) begin
     if (rst)
        data <= 3'b000;
     else begin
         data[0] <= unsync;</pre>
         data[1] <= data[0];</pre>
         data[2] <= data[1];</pre>
     end
  end
```

### **Combinational Logic**

```
always_comb begin
    rising edge = 0;
    falling_edge = 0;
    sync = data[2];
    if (data[2:1]==2'b01) begin
      rising_edge = 1;
    end
    if (data[2:1]==2'b10) begin
      falling edge = 1;
    end
 end
```

# **SPI Peripheral**

SPI Signal Data sampled on rising edge
Must be stable just before and after edge.



https://www.analog.com/en/analog-dialogue/articles/introduction-to-spi-interface.html

### Module I/O

```
module spi_xfer(
        input clk,
        input rst,
        input SCK,
        input CE,
        input MOSI,
        output logic MISO,
        input [7:0] data_transmit,
        output logic [7:0] data_receive,
        output logic data_ready
```

### **Internal Signals**

```
wire MOSI_S;
wire MOSI_Rising_Edge;
wire MOSI_Falling_Edge;
wire SCK S;
wire SCK Rising Edge;
wire SCK_Falling_Edge;
wire CE S;
wire CE_Rising_Edge;
wire CE Falling Edge;
```

### Internal Signals (Cont.)

```
logic [3:0] bitcnt;
logic [7:0] data_byte_receive;
logic [7:0] data_byte_transmit;
logic MISO_Buf;
```

### **Component Instantiations**

```
synchronize_input_rf data_in (
    .clk(clk),
    .rst(rst),
    .unsync(MOSI),
    .sync(MOSI S),
    .rising_edge(MOSI_Rising_Edge),
    .falling_edge(MOSI_Falling_Edge)
```

### **Component Instantiations (cont)**

```
synchronize_input_rf serial_clock (
            .clk(clk),
            .rst(rst),
            .unsync(SCK),
            .sync(SCK_S),
            .rising_edge(SCK_Rising_Edge),
            .falling edge(SCK Falling Edge)
```

### **Component Instantiations**

```
synchronize_input_rf chip_enable (
    .clk(clk),
    .rst(rst),
    .unsync(CE),
    .sync(CE_S),
    .rising_edge(CE_Rising_Edge),
    .falling edge(CE Falling Edge)
```

### Sequential Logic

```
always_ff @(posedge clk) begin
    if (rst || CE_S) begin
        bitcnt <= 4'b0000;
        data_ready <= 0;
        data_byte_transmit <= data_transmit;
        data_byte_receive <= 8'h00;
end</pre>
```

### Sequential Logic (Cont.)

```
else begin
                 if (SCK_Rising_Edge) begin
                     bitcnt <= bitcnt + 4'b0001;
                     data byte receive <= {data byte receive[6:0],MOSI S};</pre>
                 end
                 if (SCK Falling Edge) begin
                     data byte transmit <= {data byte transmit[6:0],1'b0};</pre>
                 end
```

### Sequential Logic (Cont.)

```
if (SCK_Falling_Edge && (bitcnt==4'b1000)) begin
                data ready <= 1;</pre>
                bitcnt <= 4'b0000;
            end
            else begin
                data_ready <= 0;</pre>
            end
end
```

### **Combinational Logic**

```
always_comb begin
  MISO = data_byte_transmit[7];
  data_receive = data_byte_receive;
end
```