ENGR 210 / CSCI B441

(est

Please Post

Verilog Basics

Andrew Lukefahr

Announcements

• P5 is due Friday / Deroder


• P6 is out - ALU


groups of Z



Truth Table to Boolean Equations Von


A	В	С	Z
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
_1	0	11	1
1	1	0	0
1	1	1	0





Example: Seat Belt Alarm

- Goal: Set an output alarm to logic 1 if:
 - The key is in the car's ignition slot (k==1), and
 - A passenger is seated (p==1), and
 - The seat belt is not bucked (s==0)



Verilog Example

```
'timescale 1 ns/1 ns
// Example: Belt alarm
// Model: Boolean level
module BeltAlarm(
      input k, p, s,  // definition of input ports
output alarm  // definition of output ports
);
     assign alarm = k & p & ~s; //Boolean equation
endmodule
```

alarm

Testing

Unit Testing


• **UNIT TESTING** is a level of software testing where individual components of a software are tested. The purpose is to validate that each unit of the software performs as designed.

We're going to test (almost) every module!

TestBench

Another Verilog module to drive and monitor our Verilog module

Goal is to simulate real-world usage to evaluate correctness





Simulation vs Synthesis

- Synthesis: Real gates on real hardware
 - Only "synthesizable" Verilog allowed
- Simulation: Test our design with software
 - "Non-synthesizable" Verilog allowed
 - (\$initial
 - \$display

deceder-th demux-th on

Jodecoder (demux & FPGA

FPGA

"initial" statement

- Simulation only!
- An initial block starts at simulation time 0, <u>executes exactly once</u>, and then does nothing.
- Group multiple statements with begin and end.
- begin/end are the '{ and '} of Verilog.

initial begin

$$\begin{array}{l}
a = 1; \\
b = 0; \\
end
\end{array}$$

$$\begin{array}{l}
a = 1; \\
C = 0; \\
C = 0; \\
C = 0;
\end{array}$$

• If a delay #<delay> is seen before a statement, the statement is executed <delay> time units after the current simulation time.

```
initial begin the property begin the standard property begin the standard property begin the standard property as a standard property as a standard property begin the standard property as a standard property begin the standard property as a standard property begin the standard property begin to the standard property begin the standard property begin to the stand
```

• We can use this to test different inputs of our circuits

\$monitor

- \$monitor prints a new line every time it's output changes
- C-like format
- \$monitor(\$time,

 "K= %b, P= %b, S= %b, A= %b\n",

 K,P,S,A);

Example Output:

A simple testbench's - Do-

```
`timescale 1ns/1ps
    module BeltAlarm tb();
    logic k, p, s;
    wire alarm; (k(0), p(1), s(1), -alarm(alarm))
\rightarrow BeltAlarm dut0( .k(k), .p(p), .s(s), .alarm(alarm));
 > Task ()
    begin
        k = \frac{1}{10}; p = \frac{1}{10}; s = \frac{1}{100};
         $monitor ("k:%b p:%b s:%b a:%b", k, p, s, alarm);
        #10
         assert(alarm == 'h0) else $fatal(1, "bad alarm");
         $display("@@@Passed");
    end
    endmodule
```

```
module BeltAlarm(
    input k, p, s,
    output alarm
);

    assign alarm = k & p & ~s;
endmodule
```





A task in a Verilog simulation behaves similarly to a C function call.

```
task taskName(
    input localVariable1,
    input localVariable2,
    );
    #1 //1 \text{ ns delay}
    globalVariable1 = localVariable1;
    #1 // 1ns delay
    assert(globalVariable2 == localVariable2)
        else $fatal(1, "failed!");
endtask
```

SeatBelt Task

```
Cland
(nt for (intx)
refurr 5
task checkAlarm(
    input kV, pV, sV,
    input alarmV
                                             int main ()
foo():
    k = kV; p=pV; s=sV;
    #10
    assert(alarm == alarmV) else
         $fatal (1, "bad alarm, expected:%b got:%b",
                 alarmV, alarm);
endtask
```

SeatBelt Testing

```
initial
begin
    k = 'h0; p = 'h0; s = 'h0;
    $monitor ("k:%b p:%b s:%b a:%b",
       k, p, s, alarm);
    checkAlarm('h0,'h0,'h0,'h0);
    checkAlarm('h0,'h0,'h1, 'h0);
    checkAlarm('h0,'h1,'h0, 'h0);
    checkAlarm('h0,'h1,'h1, 'h0);
    checkAlarm('h1,'h0,'h0, 'h0);
    checkAlarm('h1,'h0,'h1, 'h0);
    checkAlarm('h1,'h1,'h0, 'h1);
    checkAlarm('h1,'h1,'h1,'h0);
    $display("@@@Passed");
end
```

Tasks in Testing

• tasks are very useful for quickly testing Verilog code

- Call a task to quickly change + check things
- A task can call another task

- There is a function in Verilog.
- We don't use it.

SubModules

2 seats?




- What if I have a car with 2 seats?
 - k: a car's key in the ignition slot (logic 1)
 - st pas: the passenger is seated (logic 1)
 - sb_pas: the passenger's seat belt is buckled (logic 1)
 - st drv: the driver is seated (logic 1)
 - sb_drv : the driver's seat belt is buckled (logic 1)

Goal: Set an output alarm to logic 1 if:

The key is in the car's ignition slot (k==1), and

2 seats: Solution 1



```
Goal: Set an output alarm to logic 1 if:


The key is in the car's ignition slot (k=1) and

(st_drv=1 and sb_drv=0) or

(st_pas=1 and sb_pas=0))
```

```
modale Tou Seat Alam (
     input K,
     input st_pas, Sb_pas,
      input st-dru, sb-dru,
). output alarm
 assign alarm = K & (
        (st_dor) & ~ sb_dru)
    ( St_pas & ~ sb-pas)).
```

Solution 2: Use Submodules



Submodule Example

output alarm

);


```
'timescale 1 ns/1 ns
module TwoBeltAlarm(
       input k, st pas, sb pas,
```

input st drv, sb drv

```
'timescale 1 ns/1 ns
                                     module BeltAlarm(
                                           input k, p, s,
                                           output alarm
                                     );
                                         assign alarm = k & p & ~s;
                                     endmodule
wire al pas, al drv; //intermediate wires
//submodules, two different examples
BeltAlarm ba_drv(k, st_drv, sb_drv, al_drv); //no named arguments
BeltAlarm ba_pas(.k(k), .p(st_pas),
       .s(sb_pas), .alarm(al_pas)); // with named arguments
```

Hierarchical Models

- Modules are basic building block in Verilog
- Group modules together to form more complex structure



@TODO: Testbench for 2 SeatBelt!

```
`timescale 1ns/1ps
                                                                   module TwoBeltAlarm(
                                                                        input k, st pas, sb pas,
module tb();
                                                                        input st drv, sb drv
                                                                        output alarm
                                                                   );
🎢 r k, stPas, sbPas, stDrv, sbDrv;
                                                                        wire al pas, al drv;
wire alarm;
                                                                        BeltAlarm ba drv(k, st drv, sb drv, al drv);
TwoBeltAlarm dut0( .k(k), .st pas(stPas), .sb pas(sbPas),
                                                                        BeltAlarm ba pas(.k(k), .p(st pas),
          .st drv(stDrv), sb drv(sbDrv), .alarm(alarm));
                                                                             .s(sb pas), .alarm(al pas));
                                                                        assign alarm = al pas | al drv;
initial
                                                                   endmodule
begin
    k = 'h0; stPas='h0; sbPas='h0;
         stDrv='h0; sbDrv='h0;
    $monitor ("k:%b stPas:%b sbPas:%b stDrv:%b sbDrv:%b a:%b", k, stPas, sbPas, stDrv, sbDrv, alarm);
    #10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
    $display("@@@Passed");
end
endmodule
```

2-BeltAlarm Task

```
task checkAlarm(
    input kV, stPasV, sbPasV,
                                          endmodule
    input stDrvV, sbDrvV,
    input alarmV
    );
    k = kV; stPas=stPasV, sbPas=sbPasV;
    stDrv = stDrvV; sbDrv = sbDrvV;
    #10
    assert(alarm == alarmV) else
        $fatal (1, "bad alarm, expected:%b got:%b",
                      alarmV, alarm);
endtask
```

2-BeltAlarm Testing

```
initial
begin
    k = 'h0; stPas='h0; sbPas='h0;
              stDrv='h0; sbDrv='h0;
    $monitor ("k:%b stPas:%b sbPas:%b stDrv:%b sbDrv:%b a:%b", k, stPas,
sbPas, stDrv, sbDrv, alarm);
    #10
    checkAlarm('h0,'h0,'h0,'h0,'h0,'h0);
    //...
    checkAlarm('h1,'h1,'h1,'h1,'h1,'h1,'h0);
$display("@@@Passed");
end
```

For Loops in Testbenches

• You <u>can</u> write for-loops in your testbenches

```
module for_loop_simulation ();
  logic [7:0] r_Data; // Create 8 bit value

initial begin
    for (int ii=0; ii<6; ii=ii+1) begin
        r_Data = ii;
        $display("Time %d: r_Data is %b", $time, r_Data);
        #10;
        end
    end
endmodule</pre>
```

Please no for-loops in your synthesizable code (yet)!

```
initial begin
    k = 0; st_pas = 'b0; sb_pas = 'b0;
    st_drv = 'b0; sb_drv = 'h0;
#10
    assert(alarm == 'h0) else $fatal(1, "bad alarm");
#10
    checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
    for (int i = 0; i < 32; ++i) begin
        $display("i:%d [%b]", i, i[4:0]);</pre>
```

\$display("@@@Passed");

end

end

```
initial begin
                                                   task checkAlarm(
                                                       input kV, stPasV, sbPasV,
   k = 0; st pas = 'b0; sb pas = 'b0;
                                                       input stDrvV, sbDrvV,
   st drv = 'b0; sb drv = 'h0;
                                                       input alarmV
   #10
                                                       );
   assert(alarm == 'h0) else $fatal(1, "bad alarm");
                                                       k = kV; stPas=stPasV, sbPas=sbPasV;
   #10
                                                       stDrv = stDrvV; sbDrv = sbDrvV;
                                                       #10
   checkAlarm(0,'b0,'h0, 'h0, 'h0, 'h0);
                                                       assert(alarm == alarmV) else
   for (int i = 0; i < 32; ++i) begin
                                                           $fatal (1, "bad alarm, expected:%b got:%b",
       $display("i:%d [%b]", i, i[4:0]);
                                                                 alarmV, alarm);
                                                  endtask
       else if ( (i == 24 ) | (i == \overline{25}) | (i==\overline{27})) //passenger
          checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h1);
       else if ((i==26)) //both
           checkAlarm( i[4], i[3], i[2], i[1], i[0], 'h1);
       else
          checkAlarm(i[4], i[3], i[2], i[1], i[0], 'h0);
   end
   $display("@@@Passed");
```

end

Arrays in Verilog

• Bundle multiple wires together to form an array.

```
type [mostSignificantIndex:leastSignificantIndex] name;
```

Examples

- logic [15:0] x; //declare 16-bit array
- x[2] // access wire 2 within x
- x[5:2] //access wires 5 through 2
- $x[5:2] = \{1,0,y,z\}; //concatenate 4 signals$

Arrays in Verilog



Can also be used in module definitions

```
module multiply (
input [7:0] a, //8-bit signal
input [7:0] b, //8-bit signal
output [15:0] c //16-bit signal
);
//stuff
endmodule

c (7 = 'h 0;
c // 5 = 'h
```

Constants in Verilog

C:
$$y = 0 \times 6$$
;

 $h = h \times 6$
 $d = dec$
 $b = b way$

logic
$$x_i$$

 $x = '60'_i = 'h0'_i = 0$
logic $[7:0]$ y_i
assish $y = 'h6$ (1 hexideimal 6
assish $y = 'h6$) (1 decimal 6
 $assish y = 'h6$) (1 decimal 6

8'hf = 0000 (11)

Constants in Verilog 8 h 44 ff

- A wire only needs 1 or 0
- Arrays need more bits, how to specify?
- 8'h0 = 0000 0000 //using hex notation
- 8 hff = 1111 1111
- 8'b1 = 0000 0001 // using binary notation
- \bullet 8 \prime b10 = 0000 0010
- 8' d8 = 0000 1000 //using decimal notation

8 specifies total bits, regardless of notation

Constants in Verilog

```
module mtest;
                                            logic
                                                                                                         [7:0] aa = \{1'b0, 1'b1, 1'b0, 1'
                                                                                                                                                                                                                                                                                                1'b1,1'b0,1'b0,1'b0};
                                            logic
                                                                                                                                                              [7:0] bb = 8'b01001000;
                                                                                                        [7:0] yy = \{8\{1'b1\}\}; //concar
[7:0] zz = ''-cc
                                            wire
                                            logic
                                            logic
                                          multiply m0(.a(aa), .b(8'h1), .c(cc));
```

endmodule

Next Time:

Addition / Subtraction