ENGR 210 / CSCI B441 "Digital Design"

Final Review

Andrew Lukefahr

Announcements

- P5 due next Friday!
- Exam on Tuesday (!?!?)

- Notice: 2 major deadlines, 1 week!
 - Start EARLY!!!!!

General Topics

- Truth Tables / Boolean Logic / Logic Gates
- Combinational Logic
- ALU
- RS, D Latch, D Flip Flop Circuits
- State Machines
- SPI
- FPGAs

Textbook Mapping

Chapty Section

- Section 1.2
- Section 2.2 (skip 2.2.2)
- Section 2.3 { unsismed & signed of Section 2.4 {}

 - Section 3.1Section 3.2
- Section 4.1
 Section 4.2
- Section 4.3

Verilog on Exam (?)

- Oh, yes!
- Big part of the exam is writing Verilog.
- Don't care about minor syntax errors
 - Missing commas / semi-colons (;)
- Minor point deductions for:
 - Blocking vs. Non-blocking operators
 - Missing delays (#)
- Major point deductions for logical errors!


A "Cheat" Sheet is Allowed


- 1-sided
- 8.5"x11" paper
- Handwritten (not photocopied)

• Keep this, you can use the other side for the 2nd exam.

Logic Gates

Logic Gates





Boolean Equation -> Truth Table

Write the truth table for the following Boolean equation:

$$y = (ab + ca) \oplus bc$$

 $y = ((a \& b) | (c \& d)) ^ (b \& c);$

Boolean Equation -> Truth Table

Write the truth table for the following Boolean equation:

		У	= (ab + ca) ⊕	bc				y = .
	ı		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	ab	<u>C9</u>	abtea	bc	(ab + ca) bc
a	5	\subseteq		0	0	70	O	
Ъ	0	0	0	0	0	0	O	0
0	\mathcal{O}		Ũ	0	0	\mathcal{O}	0	0
D		0	0	D	0	\mathcal{O}		
D				<u></u>	0	0	0	0
1	O	O	⊘	O O	1	1	Ò	
'1	D)	0		Ω	
		O		,		1		2
ſ)	1	D)				10

Truth Table -> Boolean Equation

Α	В	C	D	X	Υ
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	1	0
0	1	0	0	0	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	1	0
1	0	0	0	0	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	1	0
1	1	0	0	1	0
1	1	0	1	1	0
1	1	1	0	1	1
1	1	1	1	1	0

* not need to be minimized

Truth Table -> Boolean Equation

	Α	В	C	D	X	Υ
	0	0	0	0	0	0
	0	0	0	1	0	0
	0	0	1	0	0	0
	0	0	1	1	1	0
	0	1	0	0	0	1
	0	1	0	1	0	0
	0	1	1	0	0 ~\\7	0
	0	1	1	1)(1	0
	1	0	0	0	0	0
	1	0	0	1	0	1
	1	0	1	0	0	0
	1	0	1	1	1) 13	0
(1	1	Ø	9	1) X4	0
(1	1	0	1)	1) X5	0
(1	1	1	0	() >6	1
	1	1	1	1)	1) Xt	0


$$X = X_1 | X_2 | X_3 | Y_4 | X_5 | X_0 | X_7$$

$$X = \overline{abcd} | \overline{abcd} | \overline{abcd} | \overline{abcd} |$$

$$abcd | \overline{abcd} | \overline{abcd} | \overline{abcd} |$$

$$Y = \overline{abcd} | \overline{abcd} | \overline{abcd} |$$


$$abcd$$



```
module mux (
    input [7:0] raw,
    input [2:0] select,
    output out
);
```

endmodule

```
module mux (
    input [7:0] raw,
    input [2:0] select,
    output out or "output reg
reg out Ri
always-comb begin
     case (select)
            3'ho: out R = raw [o];
                                        3'h4;
  3'h1: outl= raw(1); 3'h5:
3'h2: outl= raw(2); 3'h6:
3'h3: 11 (3) 3'h7:
Endmodule
assign out = out R;
```



```
module mux (
     input [7:0] raw,
    input [2:0] select,
    output logic out
);
always comb begin
         case (select)
                   3'h0: out = raw[0];
                   3'h1: out = raw[1];
                   3'h2: out = raw[2];
                   3'h3: out = raw[3];
                   3'h4: out = raw[4];
                   3'h5: out = raw[5];
                   3'h6: out = raw[6];
                   3'h7: out = raw[7];
         endcase
end
endmodule
```

```
module mux (
    input [7:0] raw,
    input [2:0] select,
    output out
);

assign out = raw[ select ]; // :)
```

endmodule


MUX Testbench


```
module mux (
    input [7:0] raw,
    input [2:0] select,
    output out
);
```

MUX Testbench


```
module testbench;
logic [7:0] raw;
logic [2:0] sel;
logic out
mux m0 (.raw(raw), .select(sel), .out(out));
integer i, j;
initial begin
   for (i = 0; i < 256; i++) begin
       for (j = 0; j < 8; j++) begin
                                      <- Could also use Task here!
           raw = i; sel = j;
           #1
           assert(out == raw[sel]) else $fatal(1, "Bad Out");
       end
   end
end
endmodule
```

Timing Diagram





Example: Traffic Signal Controller



The main highway gets priority, should be normally green.


Cars from a country cause the traffic signal to turn green only long enough to let the cars on the country road go.

There is a sensor to detect cars waiting on the country road. The sensor sends a signal *X* as input to the controller:


X = 1, if there are cars on the country road

X = 0, otherwise


What are the 'States'?



What are the 'States'?



What are the 'States'?



State Machine X=0/H=0 C=R Mealy Type -/H:R,C:R $\left(S_{\upsilon}\right)$ X=(/ H:Y, C:R x=0/H:RC:4 Mealy Type. -/ H;R, C: R -7 needs less states 7 needs fewer resources to store states -) is more comon in practice X=1/ 1+:R, C:6

What's the FSM here?


```
module ReverseEngr (
   input clk, rst,
   input X,
   output Y,
);
enum {S0, S1} state, nextstate;
always ff (@posedge clk) begin
   if (rst) state <= S0;
   else
      state <= nextstate;</pre>
end
```

```
always comb begin
   Y = 1'b0;
   case (state)
       S0: begin
          if (x) begin
              Y = 1;
             nextstate = S1
          end else begin
            nextstate = S0;
          end
       S1: begin
          if (X)
             nextstate = S0;
          else begin
             Y = 1;
             nextstate = S1;
          end
      end
   endcase
end
endmodule
```

What's the FSM here?


```
module ReverseEngr (
   input clk, rst,
   input X,
   output Y,
);
enum {S0, S1} state, nextstate;
always ff (@posedge clk) begin
   if (rst) state <= S0;
   else
      state <= nextstate;</pre>
end
```

What's the FSM here?






```
always_comb begin
   Y = 1'b0;
   case (state)
       S0: begin
          if (x) begin
              Y = 1;
              nextstate = S1
          end else begin
            nextstate = S0;
          end
       S1: begin
          if (X)
              nextstate = S0;
          else begin
              Y = 1;
              nextstate = S1;
          end
      end
   endcase
end
endmodule
```




SPI

• Incoming Data:

• Outgoing Data:



Finding SCLK Edges




Write Protocol

Operation: WRITE (**'h0**)

Address: LEDs ('h3)


Data: ON-OFF-ON-OFF ('b10101010)



Read Protocol

Operation: READ ('h1)
Address: SWITCHES ('h1)

Data: ??



[pyroelectro]