ENGR 210 / CSCI B441 "Digital Design"

SPII

Andrew Lukefahr

Announcements

- P8 Elevator Controller is out
 - This one is hard.

- P9 SPI is out
 - This one is new. Might be some changes.

• The end is in sight...

for (;;) Loops in Verilog

Testbenches – just like C/C++


• Synthesizable modules - more like #define

Always specify defaults for always comb!

BLOCKING (=) FOR always_comb

NON-BLOCKING (<=) for always_ff

Lock State Machine





Nosts/ hutock ē/unlock e/unlock "unlock" inside

State Machine in Verilog

```
5/unlock 4/unlock 3/unlock

5/unlock

5/unlock

5/unlock

5/unlock


5/unlock

5/183/unlock
```

```
module Lock(
   input clk, rst,
   input [9:0] num,
   input e, //relock
   output unlock
);
enum {ST_IDLE, ST_5, ST_4, ST_UL } state, next state;
//seq logic
always_ff @(posedge clk) begin
       if (rst) state <= ST IDLE;</pre>
       else    state <= next state;</pre>
end
```


State Machine in Verilog

```
case (state)
  ST IDLE:
    if (num[5])
     next state = ST 5;
  ST 5: begin
    if (num[4])
     next state = ST 4;
    else if (num[5])
      next state = ST 5;
    else if ( (|num) | e ) //other btns
      next state = ST IDLE;
  end
 ST 4: begin
    if (num[3])
      next state = ST UL;
```





```
else if (num[5])
      next state = ST 5;
    else if ( (|num) | e) // other btns
      next state = ST IDLE;
  end
  ST UL: begin
    unlock = 1'h1;
    if (e)
      next state = ST IDLE;
  end
endcase
```

Glitch



Flip-Flop Timing





FIXME


Setup and Hold Time

• **Setup Time**: minimum time the inputs to a flip-flop <u>must</u> be stable <u>before</u> the clock edge

• Hold Time: minimum time the inputs to a flip-flop must be stable after the clock edge

Setup/Hold Time

Setup/Hold Time



Intra Flip-Flop Timing

Inter Flip-Flop Timing

Intra Flip-Flop Timing

Register to register timing:


- output of a register Q1
- some combinational circuit
- input to the next register D2


Delays:

- t_{co} , clock to output delay,
- t_{pd} , propagation delay in combinational circuit
- t_c, clock period

Timing requirement:

$$t_{co} + t_{pd} + t_{su} < t_c$$





Slack

- Extra time between combinational propagation delay and setup time
- Time between stable input to Flip-Flop and next clock edge
- Vivado:
 - WNS: Worst-case Negative Slack



• If this number is <0, your circuit will (probably) not work

for (;;) Loops in Verilog

Testbenches – just like C/C++

• Synthesizable modules - more like #define

for (;;) Loops in Verilog

Testbenches – just like C/C++

• Synthesizable modules - more like #define

• for (;;) loop is expanded at Compile (Synthesis) Time

Correct for (;;) Loops in Verilog

```
module MysteryFunction (
  input[3:0] a,
  input[1:0] right,
  output[3:0] y
//correct for loop
integer x; // OR genvar x
for (x = 0; x < 4; x++) begin
     assign y[x] = a[x+right];
end
endmodule
```

Correct for (;;) Loops in Verilog

```
module RightBarrelShift (
       input[3:0] a,
       input[1:0] right,
       output[3:0] y
//correct for loop

integer x; // OR genvar x

for (x = 0; x < 4; x++) begin

assign y[x] = a[x+right]; assign y[x] = a[1+rish]
```

endmodule

Correct for (;;) Loops in Verilog

This Code:

```
integer x; //or genvar x
for (x = 0; x < 4; x++) begin
    assign y[x] = a[x+right];
end</pre>
```

Expands to:

```
assign y[0] = a[0 + right];

assign y[1] = a[1 + right];

assign y[2] = a[2 + right];

assign y[3] = a[3 + right];
```

Incorrect for (;;) Loops in Verilog

```
integer i;
wire carry;
for (i = 0; i < 4; i++) begin
       if (i == 0) begin
               assign sum[i] = a[i] ^ b[i] ^ c_in;
               assign carry = a[i] \& b[i] | a[i] \& c in | b[i] \& c in;
       end else begin
               assign sum[i] = a[i] ^ b[i] ^ carry;
               assign carry = a[i] & b[i] | a[i] & carry | b[i] & carry;
       end
end
                                      What is wrong here?
assign c out = carry;
```

Incorrect for (;;) Loops in Verilog

```
integer i;
wire carry;
for (i = 0; i < 4; i++) begin
       if (i == 0) begin
              assign sum[i] = a[i] ^ b[i] ^ c in;
               assign carry = a[i] & b[i] | a[i] & c in | b[i] & c in;
       end else begin
               assign sum[i] = a[i] ^ b[i] ^ carry;
               assign carry = a[i] & b[i] | a[i] & carry | b[i] & carry;
       end
end
                                      What is wrong here?
assign c out = carry;
```

Incorrect for (;;) Loops in Verilog

```
integer i;
wire carry;
assign sum[0] = a[0] ^ b[0] ^ c_in;
assign carry = a[0] & b[0] | a[0] & c in | b[0] & c in;
assign sum[1] = a[1] ^ b[1] ^ carry;
assign carry = a[1] & b[1] | a[1] & carry | b[1] & carry;
assign sum[2] = a[2] ^ b[2] ^ carry;
assign carry = a[2] \& b[2] | a[2] \& carry | b[2] \& carry;
assign sum[3] = a[3] ^{\circ} b[3] ^{\circ} carry;
assign carry = a[3] \& b[3] | a[3] \& carry | b[3] \& carry;
assign c out = carry;
```

Correcting for (;;) Loops in Verilog

```
integer i;
wire carry;
for (i = 0; i < 4; i++) begin
       if (i == 0) begin
               assign sum[i] = a[i] ^ b[i] ^ c in;
               assign carry = a[i] \& b[i] | a[i] \& c in | b[i] \& c in;
       end else begin
               assign sum[i] = a[i] ^ b[i] ^ carry;
               assign carry = a[i] \& b[i] | a[i] \& carry | b[i] \& carry;
       end
end
                                       How do we fix this?
assign c out = carry;
```

Correcting for (;;) Loops in Verilog


```
integer i;
wire [3:0] carry;
for (i = 0; i < 4; i++) begin
       if (i == 0) begin
               assign sum[i] = a[i] ^ b[i] ^ c in;
               assign carry[i] = a[i] & b[i] | a[i] & c in | b[i] & c in;
       end else begin
               assign sum[i] = a[i] ^ b[i] ^ carry[i-1];
               assign carry[i] = a[i] \& b[i] | a[i] \& carry[i-1] | b[i] \& carry[i-1];
       end
end
                                      How do we fix this?
assign c out = carry[3];
```

Correcting for (;;) Loops in Verilog

```
integer i;
wire carry;
assign sum[0] = a[0] ^ b[0] ^ c in;
assign carry[0] = a[0] & b[0] | a[0] & c in | b[0] & c in;
assign sum[1] = a[1] ^b b[1] ^c carry[0];
assign carry[1] = a[1] \& b[1] | a[1] \& carry[0] | b[1] \& carry[0];
assign sum[2] = a[2] ^b b[2] ^c carry[1];
assign carry[2] = a[2] \& b[2] | a[2] \& carry[1] | b[2] \& carry[1];
assign sum[3] = a[3] ^b b[3] ^c carry[2];
assign carry[3] = a[3] \& b[3] | a[3] \& carry[2] | b[3] \& carry[2];
assign c out = carry[3];
```


Serial Communication

• Do you remember this circuit?




• What did it do?


Converts serval input to parallel ontput



What does this circuit do?




What about this circuit?



Serial Peripheral Interface (SPI)


- The Serial Peripheral Interface (SPI) is a synchronous serial communication interface specification used for short-distance communication, primarily in embedded systems.
- SPI devices **communicate** in **full duplex** mode using a master-slave architecture. The master (controller) device **originates the frame for reading and writing**. Multiple slave-devices may be supported through selection with individual chip select (CS), sometimes called slave select (SS) lines.
- [Wiki]

SPI




[wiki]







When to CAPTURE new data?




When to SEND new data?



SPI Example





Next Time

• clk vs CLOCK

• Synchronizers