## ENGR 210 / CSCI B441 "Digital Design"

#### Memory

Cours, Evals P(z)

Andrew Lukefahr

#### Announcements

- P9 SPI
  - This one is new. Might be some changes.
  - Last one

• Final: 75/6 @ 12.40-2:40pm

Friday

Fixmel.

#### P9 SPI QuickStart

We build the Vivado project for you:

```
git clone https://github.com/ENGR210/P9 SPI.git
cd P9_SPI
make setup
vivado vivado/vivado.xpr
```

We provide you with Testbenches

Same ones as the Autograder!


#### ROM vs RAM

- ROM Read-Only Memory
  - Input: address
  - Output: fixed value

- RAM Random-Access Memory
  - Read/Write version of a ROM


Rom Cell

ROM: Road Only Memory RAM: Random-Acress Memory





ROW O Array of ROM Cells address\_ Row outl


#### ador 0 = (if (address = 00) else 0 addr 1 = 1 if (address = 01) else 0 2-bit ROM




# 2-bits inputs 4-bits output 2-bit ROM of AND + OR









#### ROM in Verilog

```
module ROM (
  input [1:0] addr,
  output [3:0] data
  logic [3:0] array [0:3]; //2D Array
  assign array = { 4'b0011, 4'b0110, 4'b0101, 4'b1100}
  assign data = array[addr];
endmodule
```

#### **RAM**

• Similar to ROM


• BUT WRITABLE!


#### **RAM**


• Similar to ROM


• BUT WRITABLE!

Rom Cell









## Flip-Flop RAM in Verilog

```
module RAM (
  input clk,
  input [1:0] addr,
  input
       set,
  input [3:0] set data,
  output [3:0] read data
  logic [3:0] array [0:3]; //2D Array
  assign read data = array[addr];
endmodule
```

## Flip-Flop RAM in Verilog

```
module RAM (
  input clk,
  input [1:0] addr,
  input set,
  input [3:0] set data,
  output [3:0] read data
  logic [3:0] array [0:3]; //2D Array
  always ff @(posedge clk) begin
      if (set) array[addr] <= set data;</pre>
  end
  assign read data = array[addr];
endmodule
```


## Aside: Latch RAM in Verilog

```
coddes not red clk
module RAM (
 input [1:0] addr,
 input
           set,
 input [3:0] set data,
 output [3:0] read data
 logic [3:0] array [0:3]; //2D Array
 always_latch begin //if you really want a latch
                                               default
     end
 assign read data = array[addr];
endmodule
```

Any glitch on set will kill this. Do not use in class!

Can I make this into an AND gate?

```
module RAM (
  input
            clk,
  input [1:0] addr,
  input
               set,
  input [20] set_data,
  output [40] read_data
  logic [%0] array [0:3]; //2D Array
  always ff @(posedge clk) begin
       if (set) array[addr] <= set data;</pre>
  end
  assign read data = array[addr];
endmodule
```





read. date

## Look-Up Table (LUT)


- DON'T compute a Boolean equation
- DO pre-compute <u>all</u> solutions in a table
- DO look up the Boolean result in the table

• Examples:






## Full-Adder LUT



Input			Output	
Α	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



#### LUT size

- Why not a 1000-input,100-output LUT?
- 3 inputs =>  $2^3$  rows = 8 rows
- 4 inputs  $\Rightarrow$  2<sup>4</sup> rows  $\Rightarrow$  16 rows
- 5 inputs =>  $2^5$  rows = 32 rows
- •
- 64 inputs =>  $2^{64}$  rows =  $1.85 \times 10^{19}$  rows
- LUT input size does **not** scale well.


## Divide and Conquer with LUTs

• 3-Bit Full Adder


## Sequential Logic

- Problem: How do we handle sequential logic?
  - LUTs cannot contain state

• Solution: Add a Flip-Flop




## Basic Logic Element




## Basic Logic Element


 What if I only want to store a value?



## Configurable Logic Block (CLB)




## Configurable Logic Block (CLB)




## Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere!




#### Connecting CLBs

- Q: How do CLBs talk to each other?
- A: Put wires everywhere (ok, almost everywhere)!




#### How to connect CLBs to wires?

- "Connection box"
  - Device that allows inputs and outputs of CLB to connect to different wires




### Connection Box Flexibility



\*Dots represent **possible** connections


#### Switch Box

Connects horizontal and vertical routing channels




#### Switch Box Connections


Programmable connections between inputs and outputs



#### Switch Box Connections




#### How to connect wires to each other?



#### FPGA "Fabric"


• 2D array of CLBs + interconnects




Am I missing anything?


#### Block RAM

Special blocks of just RAM





## Input/Output (IO)



#### Next Time

• What's next?

Review