

Test

ENGR 210 / CSCI B441
“Digital Design”

Latches + Flip Flops

Andrew Lukefahr

Announcements

- P2 due Friday
 - Last of the remote-only projects.

If work is remote next week, email me!
lukefahr@iu.edu

Otherwise, expect more details hopefully later today

Luddy 4111

Last Time

- Verilog
 - Wire vs Logic ✓ ↗
 - Always_comb ✓
+ defaults
- ✓ • Ripple-Carry Adder
- ✓ • Subtraction
- ✓ • Carry vs. Overflow
- Sequential Logic


assign $x = ?$ ↗ wire
always-comb
 $x = ?$ ↗ logic

always-comb begin
 $y = 2;$ // default
`if(x)
 $y = 3;$
end


module foo(
 input x;
 output logic y;
);
~~assign y = ~x;~~
always-comb
 $y = x$

S
int x = 2;
 $x = 3$

Ripple-Carry Adder



$$A - B = A + (-B) = A + (\neg B + 1)$$



$$S_{sub} = A + (\neg B + 1)$$


combined w/

wire [9:0] Aq = {1'b0, A};

Sequential vs. Combinational

- Combinational Logic
 - The output is a combination of the **current inputs only**
- Sequential Logic
 - The output is a combination of the **current and past inputs**

How do I store data?



Unsigned Arith

$$\begin{array}{r} A \\ + B \\ \hline \{C, R\} \end{array}$$

C is the 9th bit

C=1 \Rightarrow error

Signed Arith

$$\begin{array}{r} A \\ + B \\ \hline R \end{array}$$



v = 1
error

How do I store data?

1 → "1" or "true" or "hot"


0 → "0" or "false" or "cold"

X	Y	next value if 1
0	0	0
1	?	1




SR (Set-Reset) Latch

$S \oplus R \rightarrow \text{NOR}$



SR (Set-Reset) Latch


 = 1
 = 0



<u>reset</u>	<u>Set</u>	$\frac{Q}{1}$	$\frac{\bar{Q}}{0}$
0	1		

SR Latch


 = 1
 = 0



<u>reset</u>	<u>Set</u>	<u>Q</u>	<u>\bar{Q}</u>
0	1	1	0
0	0	0	1

SR Latch


 = 1
 = 0



<u>reset</u>	<u>Set</u>	<u>Q</u>	<u>\bar{Q}</u>
0	1	1	0
0	0	1	0
1	0	0	1


SR Latch w/ S=1 & R=1

 = 1
 = 0




<u>Set</u>	<u>reset</u>	<u>Q</u>	<u>Q̄</u>
1	1	0	0
0	0	0, 1, 0, 1, 0, 1, ...	1, 0, 1, 0, 1, 0, 1, ...

SR Latch w/NAND gates





* drawn w/ NAND Not Nor

S & R flip sides




SR Latch w/NAND gates



→ better setup for ~~⇒~~ Flip-Flops


→ easier for me to draw

SR Latch with Enable



SR Latch with Enable

Prevent changes in S & R from changing circuit output




S	R	E	Q	\bar{Q}
x	x	0	Q	\bar{Q}
1	0	1	1	0
0	1	1	0	1

* assume
no ~~S=1~~
~~R=1~~
 $\Rightarrow \underline{S=0, R=0}$

D-Latch

“Data” Latch



D latch

~~~~~


SR latch

SR latch w/ enable

# D-Latch

$\rightarrow = 1$

$\rightarrow = 0$



| <u>D</u> | <u>en</u> | <u>Q</u> | <u><math>\bar{Q}</math></u> |
|----------|-----------|----------|-----------------------------|
| 0        | 1         | 0        | 1                           |
| 0        | 0         | 0        | 1                           |
| 1        | 1         | 1        | 0                           |
| 0        | 0         | 1        | 0                           |

when  $en = 1 \Rightarrow$

$$Q = D, \bar{Q} = \bar{D}$$


when  $en = 0 \Rightarrow$

$$Q = \bar{Q}, \bar{Q} = \bar{\bar{Q}}$$

# D-Latch

 = 1

 = 0




|     |           |     |           |
|-----|-----------|-----|-----------|
| $D$ | <u>en</u> | $Q$ | $\bar{Q}$ |
|-----|-----------|-----|-----------|

# D-Latch

 = 1

 = 0




| D | en | $\underline{Q}$ | $\bar{\underline{Q}}$ |
|---|----|-----------------|-----------------------|
| 0 | 0  | Q               | $\bar{Q}$             |
| 1 | 0  | Q               | $\bar{Q}$             |

# D-Latch

 = 1


 = 0



| D | <u>en</u> | $\bar{Q}$ | $\bar{\bar{Q}}$ |
|---|-----------|-----------|-----------------|
| 0 | 0         | Q         | $\bar{Q}$       |
| 1 | 0         | Q         | $\bar{Q}$       |
| 0 | 1         | 0         | 1               |


# Inputs to D Latches

+ assume negligible gate delays



Q follows  
D when  
enable = 1,  
otherwise  $\bar{Q}$ .  
Q ignores D,

# Inputs to D Latches





# Glitches

- Assume 5ps / gate.
- $x$  changes from 0 to 1.
- What happens to  $y$ ?



→ unintended, short, errors in  
boolean logic

→ Caused by gate delays



should  
always  
be  
zero

# Glitches on D-Latches



# Levels vs. Edges

D latch  $\rightarrow$  Q follows D whenever enable is 1



D flip-flop  $\rightarrow$  Q follows D on rising edge of enable




## Trigger

The state of a latch or flip-flop is switched by a change in the control input. This momentary change is called a *trigger*, and the transition it causes is said to trigger the flip-flop.


The problem with the latch is that it responds to the *level* of a clock pulse.

The key to the proper operation of a flip-flop is to trigger it only during the control (clock) signal *transition*.




stopped here!

## D Flip-Flop




\* no gate delays

D latch:  
Q follows D when  
 $en=1$



## Master-slave D flip-flop

One way to construct a flip-flop is to employ two latches in a special configuration that isolates the output of the flip-flop and prevents it from being affected while the input to the flip-flop is changing.




Neg edge!

When the *Clk* is at the logic-1 level, the data from the external *D* input are transferred to the master. The slave is disabled and any change in the input changes the master output at *Y*, but cannot affect the slave output.


When the *Clk* returns to 0, the master is disabled and is isolated from the *D* input. At the same time, the slave is enabled and the value of *Y* is transferred to the output of the flip-flop at *Q*. Thus, a change in the output of the flip-flop can be triggered only by and during the ***transition of the clock from 1 to 0***.

# Another D Flip-Flop


D2  
fb filo



# D Flip-Flop vs. D Latch



The " $>$ " symbol tells you  
it is Flip-Flop



# D Flip-Flop in Verilog

```
module d_ff (
    input d,           //data
    input en,          //enable
    output reg q      //reg-isters hold state
);

    always_ff@(posedge en) //positive edge of enable
begin
    q <= d; //non-blocking assign
    q <= ~d; //optional
end

endmodule
```

# D Flip-Flop w/ Clock

```
module d_ff (
    input d,           //data
    input clk,        //clock
    output reg q       //reg-isters hold state
);

    always_ff@(posedge clk)
    begin
        q <= d; //non-blocking assign
        q <= ~d; //optional
    end

endmodule
```

# Blocking vs. NonBlocking

```
always_comb
begin
    x = a + 1;
    y = x + 1;
    z = z + 1;
end
```

```
always_ff @ (posedge clk)
begin
    x <= a + 1;
    y <= x + 1;
    z <= z + 1;
end
```

# Blocking vs. Non-Blocking Assignments

- MY RULES:
- ONLY USE BLOCKING (=) FOR COMBINATIONAL LOGIC
- ONLY USE NON-BLOCKING (<=) FOR SEQUENTIAL LOGIC
- Disregard what you see/find on the Internet!