Watermarking of HW IPs/ Secure IP

Introduction to Hardware Security & Trust


Mark Tehranipoor University of Florida

Last Time

PUFs

- Hardware Metering
 - "How do I prevent over production of chips/IP"

- Hardware "Watermarking"
 - "How do I prevent theft/cloning of IP"



Hardware Intellectual Property (HW IP)

Why HW IP?

- Design reuse
- System-on-Chip (SoC)
- FPGA

Players

- IP designer
- System integrator
- Foundry

What qualifies as an HW IP?

HDL code, GDSII, netlist, layout, technique, ...




Foundry



HW IP Lexicon


- Soft IPs
 - HDL codes
- Firm IPs
 - Placed RTL design
 - Fully placed netlist
- Hard IPs
 - GDSII file



```
1 library ieee;
 2 use ieee.std_logic_1164.all;
 3 use ieee.numeric std.all;
 Sentity signed adder is
 6 port
8 aclr : in std_logic;
     clk : in
                 std_logic;
     a : in std_logic_vector;
    b : in std logic vector;
   q : out std_logic_vector
13 );
14 end signed_adder;
16 architecture signed adder arch of signed adder is
17 signal q_s : signed(a'high+1 downto 0); -- extra bit wide
19 begin -- architecture
20 assert (a'length >= b'length)
21 report "Port A must be the longer vector if different sizes!"
22 severity FAILURE;
23 q <= std_logic_vector(q_s);</pre>
25 adding_proc:
26 process (aclr, clk)
     begin
      if (aclr = '1') then
        q_s <= (others => '0');
        elsif rising edge(clk) then
        q_s <= ('0'&signed(a)) + ('0'&signed(b));</pre>
        end if; -- clk'd
     end process;
35 end signed adder arch;
```

GDSII file

HDL code



How IP Transfers Happen

IP Piracy: Vulnerabilities

ICs:

Reverse engineering

Hard IPs

- Overproduction
- Reverse engineering
- Cloning of FPGA bitstream

Firm and Soft IPs

- Overusage
- Cloning
- Reverse engineering

IP Piracy: Threats

IP Overusage

Use more than contracted to (Attacker: SOC Integrator)

IP Modification

Modify an IP from 3PIP vendor, sell as a new IP to other SoC integrators (Attacker: SOC Integrator)

IP Cloning

- Use of HW IPs without license (Attacker: SOC Integrator)
 - Production of compatible IPs are not IP cloning

Overproduction

By foundry

IP Piracy: Threats, cont'

Reverse Engineering

- By 3rd party system integrator
- On hardware: is often legal
 - Often used to determine infringement
 - Often banned in software end-user license agreement (EULA)

Types

- In order to make cloning possible
- Also is crucial in attacking secure IP designs

Methods

- IO analysis
- Decap, Delayer, SEM
- Thermal imaging

Approaches to Secure IP

Prevention/Protection

- Chemical (Military)
 - in military applications chemicals and other self-destruct devices are used to protect the military secrets
- Obfuscation
- Expiration of Service
 - Periodic licensing
 - Trojan insertion (Kill Switch?)
- Encryption
 - FPGA bitstream


Approaches to Secure IP

Detection/Identification

- "Stolen from Apple"
- Watermarking
- Security tagging

In 1980, a company called *Franklin Computer* produced a clone of the Apple II called the Franklin Ace, designed to run the same software. They copied almost every detail of the Apple II, including all of its ROM based software and all the documentation, and sold it at a lower price than Apple. We even found a place in the manual where they forgot to change "Apple" to "Ace". Apple was infuriated, and sued Franklin. They eventually won, and forced Franklin to withdraw the Ace from the market.

After the incident with Franklin, Steve Jobs decided to protect the ROM by embedding a small token into it that could be displayed in court during a trial. The idea was that he would be able to enter a few keystrokes on the offending machine and display the token, proving unequivocally that the ROM was stolen from Apple.



"Stolen from Apple" icon in MacIntosh® ROM, inserted after Apple v. Franklin Computers lawsuit, intended as identification method

Secure IP Design Goals

Robustness

- Higher predictable performance
- More design flexibility

Overhead

- Less risks
- Acceptable constraint

Tradeoff

- Pre-processing: more robustness, more overhead
- Post-processing: less overhead, less robustness

Obfuscation

Denies unlicensed usage

- Normal functional behavior is enabled only after application of a specific input sequence or key
 - Inserting finite state machine to obfuscate IO
 - Insert a key to unlock logic block


State Space Obfuscation

Basic Idea:

- A locking approach where normal behavior is <u>enabled</u> only upon appn. of a key
- Provable robustness

Key Innovations:

- It obfuscates the state space AND the comb. logic
- Uses rich theory of automata to transform the state space & associated logic





Protects against Piracy, RE & Tampering

Secure IP: Periodic Licensing

System composition

- License token
- License controller
- Timer
- Non-volatile memory

Goal

Disable the IP when expire/fail to access

Method

Encrypted token (Encryption)

Encryption: Secure FPGA

Why is FPGA vulnerable?

- Configuration bitstream stored in EPROM or Flash
 - When power on -> download
 - When power off -> removed


Encryption

- Used to prevent interception (Prevention)
- Limitations:
 - Key is exposed to a lot of people.
 - Battery is needed to "power on the Encryption key.
 - Vulnerable to side channel attacks.

Encryption: Secure FPGA, cont'

One Time Programmable FPGA

- No encryption and on-site battery is needed
- Configuration data is permanently burned in chip.
- Based on Antifuse technology.
- Limitations:
 - Expensive
 - Inflexible
 - Difficult to test



Non-volatile Reprogrammable FPGA

- Configuration data stored in on-chip non-volatile memory.
- Robust security scheme prevents readback of configuration data.
- Present technology even prevents direct probing of the memory cell.
- Limitations:
 - Extra non-standard voltages are needed to reprogramming.

Secure IP: Security Tagging

System composition

- Tag to transmit label of the IP core
- Detector to identify that label

Goal

 Identify the existence of the IP core and determine its version

Method

E.g., Covert transmission channel (obfuscation)

Secure IP: Watermarking


Why Watermarking?

- Uniquely identify IP Cores
- Ease of detection of piracy and counterfeiting
- Trace pirated parts back to the source
- Deter piracy

Digital vs. IP Watermarking

Digital Watermarking


- Performed on data: Image, audio, video, ...
- Insert unique signature into the data
- Data carries a unique identifier
- Invasive: the data is altered by the watermark



Digital vs. IP Watermarking Example

Cartographer's Watermark

- "Trap streets" can be used on maps
- However, this cannot enter navigational data (e.g.
 - GPS) lest hurt the functionality



Digital vs. IP Watermarking

IP Watermarking

- Performed on IP (RTL,Gate level, or GDSII)
- Noninvasive: data can't be altered otherwise the function will be altered

```
If rising edge(Clk) then
   SyncA <= (SyncA(1), SyncA(0), SwitchA);
   SyncB <= (SyncB(1), SyncB(0), SwitchB);
   SyncC <= (SyncC(1), SyncC(0), SwitchC);
   StateA <= SyncA(2) and SyncA(1);
   StateB <= SyncB(2) and SyncB(1);
   StateC <= Syncc(2) and Syncc(1);
      If rising edge (StateA) then
         If StateB = '0' then
            Direction Buf <= '1'; -- set dir clockwise
        ElsIf StateB = '1' then
            Direction Buf <= '0';
         End if:
      elsIf Falling Edge (StateA) then
         If StateB = '1' then
            Direction Buf <= '1':
         Elsif StateB = '0' then
            Direction Buf <= '0';
      ElsIf Falling edge (StateB) then
         If StateA = '0' then
            Direction Buf <= '1':
         ElsIf StateA = '1' then
            Direction Buf <= '0';
         End If:
      ElsIf Rising edge (StateB) then
         If StateA = '1' then
            Direction Buf <= '1':
         Elsif StateA = '0' then
            Direction Buf <= '0';
         End if: -- set dir anti clockwise
     End If:
End if:
```

IP Core Watermarking: Principles

- Must not alter the functionality of the IP Core
- Performance degradation should be unnoticeable
- Should be hard to detect or remove


Overall goal: high probability of authorship

Topics in IP Watermarking

Major approaches

- Constraint-based watermarking
- Additive watermarking
- Evaluation of watermarking technique
- Method of application
 - Test-based watermarking
 - Don't Care Condition watermarking
 - Power Analysis watermarking
 - Placement and Route-based watermarking
- Attacking and defending watermarks

IP Watermarking Flow



Additive Watermarking

Method

- Done at source code level, independent from layout constraints
- Implanted into functional logic so as to prevent removal

Advantage

- Strength easily adjustable
- Hard to discover or remove
- Easy to read in stego key
 - Stego key refers to key used to encrypt/decrypt author signatures.

Weaknesses

- Could potentially incur area overhead, depending on the implementation
- Could degrade performance

Don't Cares

Z=A*B + C

Dont-Care Condition Based Watermarking

Method formulation

- Function blocks that have unneeded input combinations
- Outputs to these input combinations can be forced
- Don't care: in Logic and FSM

Application


- □ To assert a '1', add one such input combination
- To assert a '0', remove this input combination

Example

- □ Original function $f(a,b,c,d) = \overline{abc} + \overline{abd} + \overline{bcd}$
- □ To assert \overline{abcd} ='1', change it to $f(a,b,c,d) = \overline{abc} + \overline{abd} + \overline{bcd} + \overline{abcd}$

Constraint Based Watermarking

- Author's signature → a set of constraints
 - Watermarking constraints in addition to functional constraints
 - More constraints, higher probability of authorship
- Choice of constraint must not impact performance




30

Constraint Based Watermarking, cont'

Example methods

- Unused CLB (Combinational Logic Block) blocks
- Path timing constraints



Advantages and Disadvantages

By constraining CLB block

- Easy to discover through reverse engineering
- Easy to remove from bitstream
- + No performance degradation and minimal area overhead

By constraining path timing

- + Sub path can also be used
- + Hard to detect or remove
- + No performance degradation, minimal area overhead

Testing based Watermarking

Method

 Add watermark to the test circuitry at functional level

Extraction

 Switch to scan mode, scan out the signature

Advantage

Very tough to remove

Weaknesses

- Potentially large area overhead, depending on the implementation
- Power consumption overhead

Example:

- Run the circuit in function mode for some number of clock cycles
- 2. Switch to test mode
- 3. Scan out the content

Other Testing based Watermarking

Methods

- Apply watermark as a header
 - Easy to implement, but easy to remove
- Pseudorandom bit insertion
 - Harder to implement, added obscurity
- XOR the watermark and test bits
 - Easy to implement, secure, but prone to errors

Power Analysis Watermarking

Method

 Add components that draw power at certain frequencies (not multiples of clock)

Extraction

- Monitor the power supply pin on the IC
- Dynamic power consumption magnitude will be higher at certain frequencies

Advantage

Very tough to remove

Weaknesses

- Large area overhead
- Power consumption overhead
 - Depending on the implementation

Place-and-Route based Watermarking

Method

- Region and grouping constraints
 - Constrain the physical placement of standard cells
 - Can cause performance degradation when not used properly
- Row placement constraints
 - Deliberately place standard cells in even or odd rows of the layout with a grid abstraction

Place-and-Route based Watermarking, cont'

Advantage

- + Negligible area overhead
- + Strong proof of authorship easily attainable
 - Coincidence chance = 1 over 2 to the power of number of blocks placed
- Removal or circumvention will most likely render the IP Core useless
 - IP core thus protected are hard/firm IP, therefore tampering requires reverse engineering its soft IP

Weakness

Not applicable to soft IP

Attacking and Defending Watermarks

Attacks

- Ghost Signatures
- Tampering
- Forging

Defenses

- Watermark Obfuscation
- Multiple Small Watermarks
- Parity in Watermarks

Ghost Signatures

- Intention: To announce a watermark when there is none
 - So that you may announce it contains your watermark as well
- Methods
 - Starting from solution characteristics, try to figure out the input pattern from current solution
 - Try different signatures, hope for a collision
 - Unlikely
 - Addition of a new signature
 - Easy to disprove

Tampering

- Alter, damage, or remove the watermark
 - Prohibitively large amount of effort required
- Move backwards through design phase
 - Keep going back until before the watermark was added, then remove or replace it at will
- Depend heavily on reverse engineering previous design steps

Forging

- Objective: to subvert proprietor's watermark by inappropriately watermarking other solutions with proprietor's watermark
- Need to Steal the Private Key of an IP Author
- Usually prevented by encryption

Defense Against Attacks on Watermark

- Watermark Obfuscation
 - Against tampering
 - Make watermark harder to detect
- Multiple Small Watermarks
 - Against tampering
 - Make watermark harder to alter
- Parity in Watermarks
 - Against tampering
 - Detect and repair tampering
 - Often use XOR for parity check (whether sum is odd or even)

Evaluation of Watermarking Techniques

- Proof of Authorship
 - As low as possible
- Err on overestimation when exact value is hard to calculate

$$P_{c} \equiv P(X \le b) = \sum_{i=0}^{b} \left[(C!/(C-i)!*i!)*(p)^{C-i}*(1-p)^{i} \right]$$

'p' - probability of satisfying one random constraint by coincidence.

'C' - number of imposed constraints.

'b' - number of constraints unsatisfied.

'x' - random variable, represents how many of the 'c' constraints were not satisfied.

Boolean Satisfiability Problem (SAT)

Set of Variables

- \cup U={u₁, u₂, ..., u_n}
- □ $u_i = 1 \text{ or } 0, i \in [1,n]$

Clauses

- Means logic OR; for example {u₁,u₂} means u₁|u₂
- Satisfiability
 - Is there an assignment of U that satisfy all clauses?
- Example

$$U = \{u_1, u_2\}; C = \{\{u_1, u_2\}, \{\overline{u_1}\}, \{\overline{u_1}, \overline{u_2}\}\}$$

$$U = \{u_1, u_2\}; C = \{\{\overline{u_1}, u_2\}, \{u_1\}, \{\overline{u_1}, \overline{u_2}\}\}$$

Method to Add Constraint

- Assuming function of the IP is described by example problem to the right
- Task: To modify this SAT problem so that
 - Any solution to modified problem satisfies old problem
 - Both modified problem and solution contain information uniquely identifying author

```
U = \{u_1, u_2, \dots, u_{14}\}
C = \{\{\bar{u}_1\bar{u}_2u_9\}, \{\bar{u}_1\bar{u}_3\bar{u}_4\}, \{\bar{u}_1u_2\bar{u}_5\}\}
             \{u_1\bar{u}_2u_{10}\}, \{\bar{u}_1\bar{u}_3u_8\}, \{\bar{u}_1\bar{u}_3u_7\}
             \{u_1\bar{u}_5u_7\}, \{\bar{u}_1\bar{u}_6\bar{u}_{12}\}, \{\bar{u}_1u_{10}u_{12}\}
             \{\bar{u}_1u_6u_9\}, \{\bar{u}_2\bar{u}_3\bar{u}_{10}\}, \{u_2\bar{u}_5\bar{u}_{14}\}
             \{\bar{u}_2u_7u_8\},\{u_2\bar{u}_8u_9\},\{u_3u_4u_8\}
             \{u_3u_5\bar{u}_7\}, \{\bar{u}_3u_8u_{13}\}, \{u_3\bar{u}_9\bar{u}_{11}\}
             \{u_3u_{10}\bar{u}_{12}\}, \{\bar{u}_4\bar{u}_7\bar{u}_8\}, \{\bar{u}_5\bar{u}_8\bar{u}_{12}\}
             \{u_4\bar{u}_7u_{13}\},\{\bar{u}_5\bar{u}_9\bar{u}_{11}\},\{\bar{u}_5u_7u_9\}
             \{u_6u_{10}u_{11}\},\{u_6\overline{u}_8\overline{u}_{12}\},\{u_7u_9\overline{u}_{12}\}
             \{u_7u_9\bar{u}_{13}\},\{u_9u_{11}\bar{u}_{14}\},\{u_{10}u_{11}\bar{u}_{12}\}\}.
```

References

- A. Kahng and J. Lach, "Constraint-Based Watermarking Techniques for Design IP Protection" in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, October 2001
- A. Kahng and W. Mangione-Smith, "Watermarking Techniques for Intellectual Property Protection" in Proceedings of the 35th Design Automation Conference (DAC98), June 15-19 1998
- D. Ziener and S. Aßmus, "Identifying FPGA IP-Cores Based on Lookup Table Content Analysis", 2006 IEEE Xplore
- J. Lach and W. Magione-Smith, "Signature Hiding Techniques for FPGA Intellectual Property Protection", 1998 ACM
- J. Lach and W. Magione-Smith, "Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks", 1999
 ACM
- D. Zeiner and Jurgen Teich, "FPGA Core Watermarking Based on Power Signature Analysis", 2006 IEEE
- Y. Fan, "Testing-Based Watermarking Techniques for Intellectual-Property Identification in SOC Design", March 2008 IEEE
 Transactions
- Narasimhan, S.; Chakraborty, R.; Bhunia, S.; , "Hardware IP Protection During Evaluation Using Embedded Sequential Trojan," Design & Test of Computers, IEEE , vol.PP, no.99, pp.1, 0
- Chakraborty, R.S.; Bhunia, S.; , "RTL Hardware IP Protection Using Key-Based Control and Data Flow Obfuscation," VLSI Design, 2010. VLSID '10. 23rd International Conference on , vol., no., pp.405-410, 3-7 Jan. 2010