
Skywater s130


Ram Compiler?

Green: Weebit Designed Blue: QuickLogic Designed



Block Diagram

Green: Weebit Deliverable
Blue: QuickLogic Deliverable



@Andrew: smaller FPGA, RAM block (maybe KC)? TRL6/7?

12x(2 =

438 am/tole = 5.256 mm/side

144 tiles = 1440 cuts

288,000 bits

 $0.5 det (cm) = 0.3 cm^2 \sim 90\% yield$

Fudse Math based on KYW80130 & K6N10090 (5 n/92,280pm / tile or n438pm/side 15×15 CLBs is 6.577 mon/side = 275 CLBS = 2250 LUTGS (excludes BRAMS + DSPS) 225. 2000 bits/tile = 450 66it 0.5 det/cm2

= 0,43 cm² ~ 80% y/eld

777420 = 20 tiles . 438 mil tibe = 8,760 mon / side 20 × 20 clbs. 10 LuTS/CCB = 4000 CUTG excludes BRAM +DSPs ZO+20 × 2kbik/tiles = 05 deflem2 800 & bit

0.81 cm² => 60-7090 yield

Assumptions from KC/Tim:

12LP: 1 Tile: 1CLB + Routing, 10 LUT6s, 86um x 68um, ~2K bits

Not Optimized: ~60% utilization, hoping for 95%.

20K LUT: 2K Tiles, 44x45 array: 3.7mm x 3.06mm

200K LUT: 20K Tiles, 141x142 array 12mm x 9.6mm

300K LUT: 30K Tiles, 150x200 array 13mm x 13.6mm

400K LUT: 40K Tiles, 180x222 15.5mm x 15mm

500K LUT: 50K Tiles, 200 x 250 17.2mm x 17mm.


K4N8 @ 130: tile: 209um x 184um, 8 LUT4s

20x20 tile: 4.2mm x 3.7mm, 3200 LUT4s or 2K LUT6's


25 x 25 tile: 5.2mm x

Just say "~2K LUT6".

Routing










Configurable Logic Block (CLB)


Basic Logic Element (BLE)

inputs Config output LUT Mem (MUX) FF Basic Logic Element (BLE)












• ReDraw




The basic idea is to integrate differential ReRAM cells with the latch.








References


- Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications
- Ultra-low-power RRAM-based FPGA: A Road towards Reconfigurable Edge Computing
- Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design














Logic Values





a) Typical ReRAM array (low area overheads)

a) High-Bandwidth ReRAM array (increases area overheads)





4Mbit Non-Volatile A bit @ Fabric 50MHz

On-Chip Connections
625us


4Mbit
Non-Volatile
Memory

Internal Link
FPGA
Fabric
50MHz

Required Link 10us

4Mbit
Non-Volatile
Memory

Required Link
FPGA
Fabric
50MHz




ReRAM- 130

ReRAM - 130

FPGA - 12LP









ReRAM: 2.6mm x 0.6 mm FPGA die: 2.7mm x 2.2mm

Connectivity: ~150 signals from ReRAM die to FPGA (x2 ReRAM die)









System <100us boot

Production System <100us boot





Any Non-Volatile Memory + Any FPGA Fabric Boots in <100us

