


Skywater s130

Ram Compiler?


Green: Weebit Designed    Blue: QuickLogic Designed



# Block Diagram

Green: Weebit Deliverable

Blue: QuickLogic Deliverable



@Andrew: smaller FPGA, RAM block (maybe KC)? TRL6/7?

$$12 \times 12 =$$

$$438 \mu\text{m}/\text{tile} \Rightarrow 5.256 \text{ mm}/\text{side}$$

$$144 \text{ tiles} = 1440 \text{ CUTs}$$

$$288,000 \text{ bits}$$

$$\textcircled{a} 0.5 \text{ det}/\text{cm}^2$$

$$= 0.3 \text{ cm}^2 \sim 90\% \text{ yield}$$

Fudge factor based on K4N8@130 & K6N10@90  
is  $\sim 102,280 \mu\text{m}^2 / \text{tile}$  or  $\sim 438 \mu\text{m} / \text{side}$

$15 \times 15$  CLBs is  $6.577 \text{ mm} / \text{side}$   
 $= 225 \text{ CLBs} \div 2250 \text{ LUTs}$   
(excludes BRAMS + DSPs)

$225 \cdot 2000 \text{ bits/tile} = 450 \text{ kbit}$   
 $0.5 \text{ def/cm}^2$

$= 0.43 \text{ cm}^2 \sim 80\% \text{ yield}$

$$20 \times 20 =$$

$$20 \text{ tiles} \cdot 438 \text{ mm tile} = 8,760 \text{ mm / side}$$

$$20 \times 20 \text{ CLBs} \cdot 10 \text{ LUTs/ CLB} = 4000 \text{ LUTs}$$

excludes BRAM + DSPs

$$20 \times 20 \times 2 \text{ kbits / tiles} =$$

$$0.5 \text{ def/cm}^2 \quad 800 \text{ kbit}$$

$$0.81 \text{ cm}^2 \Rightarrow 60-70\% \text{ yield}$$

Assumptions from KC/Tim:

12LP: 1 Tile: 1CLB + Routing, 10 LUT6s, 86um x 68um, ~2K bits

Not Optimized: ~60% utilization, hoping for 95%.

20K LUT: 2K Tiles, 44x45 array:

3.7mm x 3.06mm

200K LUT: 20K Tiles, 141x142 array

12mm x 9.6mm

300K LUT: 30K Tiles, 150x200 array

13mm x 13.6mm

400K LUT: 40K Tiles, 180x222

15.5mm x 15mm

500K LUT: 50K Tiles, 200 x 250

17.2mm x 17mm.

K4N8 @ 130: tile: 209um x 184um, 8 LUT4s


20x20 tile: 4.2mm x 3.7mm, 3200 LUT4s or 2K LUT6's


25 x 25 tile: 5.2mm x


Just say “~2K LUT6”.



Routing











Configurable Logic  
Block (CLB)


Basic Logic Element (BLE)


















- ReDraw




The basic idea is to integrate differential ReRAM cells with the latch.



Use ReRAM (not MTJs) here.  
ReRAM has higher yield, better  
resistance differences, and is  
cheaper to manufacture



# Separated Precharge Sensing Amplifier for Deep Submicrometer MTJ/CMOS Hybrid Logic Circuits





<https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6197240>


# References

- **Low Store Energy, Low VDDmin, 8T2R Nonvolatile Latch and SRAM With Vertical-Stacked Resistive Memory (Memristor) Devices for Low Power Mobile Applications**
- Ultra-low-power RRAM-based FPGA: A Road towards Reconfigurable Edge Computing
- Energy/Reliability Trade-Offs in Low-Voltage ReRAM-Based Non-Volatile Flip-Flop Design











Logic  
Values






a) Typical ReRAM array  
(low area overheads)




a) High-Bandwidth ReRAM array  
(increases area overheads)

address




### Off-Chip Connection

20ms




### On-Chip Connections


625us



### Required Link

10us





Top View:




FPGA:  
12LP

ReRAM – 130nm

Side View:

Copper Pillars





ReRAM: 2.6mm x 0.6 mm

FPGA die: 2.7mm x 2.2mm

Connectivity: ~150 signals from ReRAM die to FPGA (x2 ReRAM die)












**Demonstration  
System**  
<100us boot



**Production  
System**  
<100us boot



Any Non-Volatile Memory  
+ Any FPGA Fabric  
Boots in <100us

