

CAVEAT – a Framework for Context-Aware Verification, Emulation, and Training

Torsten Reuschel, M. Ferris, P. Trottier

FPGA Conference Europe 2025

FPGA Conference EUROPE

UNB EST. 1785 UNIVERSITY OF NEW BRUNSWICK

Electronics in Remote and Adverse Surroundings @ UNB

Emerging questions and ties at Department of Physics

- Quantum Sensing & Ultracold Matter Lab
- Radio and Space Physics Laboratory

New **ERAS** lab as of 2025

- Highly reliable, high accuracy measurement instrumentation in unconventional environments
- Infrastructure for assembly, integration, testing, calibration

Campus image: UNB media services; map adapted from Hogweard, Public domain, Wikimedia Commons

Motivation

- Scientific remote sensing platform *sanimut* (currently ionospheric radar)
- Facilitate maintenance, reconfiguration and operating modes specific to experiments
- Operation subject to physical environment
  - radio environment
  - state of ionosphere

  impacts includes configuration of
  - analog frontend
  - signal processing

  ...and diverse interests of physicists.



Map adapted from Hogweard, Public domain, via Wikimedia Commons

Bird's-Eye View of CAVEAT

A digital twin ...

... built on and with existing tools

... contributing a physical verification framework to the community

Context-Aware Verification

- Create virtual environment for concept studies
- Insight into interdependency of components and their surrounding
- Operational risk mitigation

Emulation

- Facilitate root-cause analysis and predictive study
  beyond simulating a particular process
- Model-based core development and design of novel experiments
- Reduce time-to-field

Training

- Sandbox for student and research training

On Today's Agenda

- Introduction to pytest
- Beyond pytest: static verification of design and operation specification
- Step-by-step introduction to cocotb
- Beyond cocotb: context-aware dynamic verification
- More examples from our lab: caveat in emulation and training
  (we're scientists, technologists, and engineers with a knack for building tools)

pytest – Scalable Testing of Applications and Libraries

- Automate testing
  - Increase confidence in design – in an uncertain environment
  - Raise acceptance of changes – iterative improvement
  - Offer documentation and traceability – students come and go
  - Reduce worries and distraction
- Scope of testing: unit, integration, system – **software, gateware, and hardware!**
- Failing test $\neq$ faulty code ...it might be lack of understanding of DUT

pytest offers ...

- Automatic test discovery
- Parametrization
- Ability to combine with packages from Python ecosystem

Example Code and Test Definition

tests/test_adder.py

```
1  import pytest
2
3  def adder(a: int, b: int) -> int:
4    """Add two integers"""
5    return a + b
6
7  @pytest.mark.parametrize(
8    "invals, expect",
9    [([3, 5], 8), ([2, 4], 6), ([6, 9], 42)])
10 def test_adder(invals, expect):
11     assert adder(invals[0], invals[1]) == expect, \
12       "Unexpected result"
```

1. Package import(s)
2. Code subject to testing
3. Test definition
   optional: parametrization

Initiating Tests

Command line

```
$ pytest tests/ -k "adder and not multiplier"
```

Programmatic call

```
pytest.main([
    'tests/',
    '-k adder and not multiplier',
  ])
```

A matter of preference and workflow..

- Interchangeable and simultaneous integration into workflows
- Options to include/exclude certain tests during automatic collection, ...
- Functions and corresponding test definition in same or nearby file
  OR separate directories for application and test

Example Test Output... Ooops!

```
$ python tests/test_adder.py
========================================= test session starts ==========================================

tests/test_adder.py::test_adder[invals0-8] PASSED                                             [ 33%]
tests/test_adder.py::test_adder[invals1-6] PASSED                                             [ 66%]
tests/test_adder.py::test_adder[invals2-42] FAILED                                            [100%]

================================================ FAILURES ================================================
_____________________________________ test_adder[invals2-42] _____________________________________

invals = [6, 9], expect = 42

    @pytest.mark.parametrize(
      "invals, expect",
      [([3, 5], 8), ([2, 4], 6), ([6, 9], 42)])
    def test_adder(invals, expect):
>       assert adder(invals[0], invals[1]) == expect, \
          "Unexpected result"
E       AssertionError: Unexpected result
E       assert 15 == 42
E        +  where 15 = adder(6, 9)

tests/test_adder.py:11: AssertionError
======================================= short test summary info ========================================
FAILED tests/test_adder.py::test_adder[invals2-42] - AssertionError: Unexpected result
======================================= 1 failed, 2 passed in 0.02s ====================================
```

A failing test doesn't always point to faulty code..

Example Fixed: All Pass

tests/test_adder.py

```
5   [...]
6
7   @pytest.mark.parametrize(
8     "invals, expect",
9     [([3, 5], 8), ([2, 4], 6), ([6, 9], 42 15 )])
10  def test_adder(invals, expect):
11      assert adder(invals[0], invals[1]) == expect, \
12        "Unexpected result"
```

```
python tests/test_adder.py
========================================= test session starts ==========================================
collected 3 items

tests/test_adder.py::test_adder[invals0-8] PASSED                                              [ 33%]
tests/test_adder.py::test_adder[invals1-6] PASSED                                              [ 66%]
tests/test_adder.py::test_adder[invals2-15] PASSED                                             [100%]

========================================== 3 passed in 0.00s ===========================================
```

CAVEAT Static Verification

Circuit design specification
(general definitions or project specific)

- Pin constraints
- Schematic or netlist
- Ohm's law



From: PCB: J.Waterhouse/pexels.com #3665442; 'magnifier': http://www.simpleicon.com/, CC BY 3.0 via Wikimedia

CAVEAT Static Verification

Circuit design specification
(general definitions or project specific)

- Pin constraints
- Schematic or netlist
- Ohm's law



User input checking
(project specific)

- Syntax
- Valid operation sequence
- Radio license compatibility
- Concurrence of events
  e.g. power amplifier data + gate



CAVEAT Static Verification

Circuit design specification
(general definitions or project specific)

- Pin constraints
- Schematic or netlist
- Ohm's law



User input checking
(project specific)

- Syntax
- Valid operation sequence
- Radio license compatibility
- Concurrence of events
  e.g. power amplifier data + gate



From: PCB: J.Waterhouse/pexels.com #3665442; 'magnifier': http://www.simpleicon.com/, CC BY 3.0 via Wikimedia Commons, 'clipboard': Vijay Verma, CC0, via Wikimedia Commons, 'clipboard': Emoji One, CC BY-SA 4.0 via Wikimedia Commons

CAVEAT Static Verification: Application Example

...with fixtures, docstring, and assertions.

caveat/tests/static/test_io_pin_all_constrained.py

```
1  def test_inout_pin_all_constrained(pin_constraints, net_specification):
2      """Verify that all physical pins are constrained. Check that:
3         - corresponding pin constrains exist, and
4         - no excess pin constraints exist, as this suggests an incomplete netlist.
5      """
6      pins_constrained = set([pin['name'] for pin in pin_constraints])
7      pins_netlisted = set(net_specification.keys())
8
9      excess_constrained = pins_constrained - pins_netlisted
10     assert excess_constrained == set([]), "constrained pin(s) unconnected or
       ↪  missing in netlist: {:}".format(' '.join(excess_constrained))
11
12     excess_netlisted = pins_netlisted - pins_constrained
13     assert excess_netlisted == set([]), "netlist contains unconstrained pins:
       ↪  {:}".format(' '.join(excess_netlisted))
```

CAVEAT Static Verification: Example Report

- **Failed** pin constraints check due to incomplete netlist
  report: test description and failed assertion
- **Warning** due to implicit operation sequence *

Start with predefined tests from framework... and add project-specific tests for past and future mishaps.

* Mismatching pin events of power amplifier data and gate results in error.



COroutine based COsimulation TestBench

COroutine cooperative scheduling, interacts with a simulator's event scheduler

CO-simulation cocotb's scheduler integrates with simulator's event scheduler via *triggers*

Test**B**ench test environment and user interfacing via simulation *handles*



Image source: https://docs.cocotb.org/en/stable/

COroutine based COsimulation TestBench (cont'd)



Image source: https://docs.cocotb.org/en/stable/

- Designed to reduce overhead when creating test
  Design re-use and randomized testing like UVM, implemented in Python rather than SystemVerilog
- With cocotb, VHDL/Verilog/SystemVerilog normally used for design, not the testbench...this is where Python comes in, e.g. for automatic test discovery
- It's free
  We're still a small group with limited in budget, faced with vertical integration
- And yet: tremendous ecosystem for building testbench and models (coroutines)
  - General: math, plotting, science, ..
  - cocotb-specific: bus drivers/monitors, e.g. cocotbext

Example Code and Test Definition

Let's define and test an adder in three distinct parts:

reference model .. **cocotb 'glue'** .. **RTL code**



Image source: https://docs.cocotb.org/en/stable/

Example Code and Test Definition (cont'd)

```
module adder #(parameter c_WIDTH = 4) (
  input wire clk,
  input wire [c_WIDTH-1:0] i_val_a,
  input wire [c_WIDTH-1:0] i_val_b,
  output reg [c_WIDTH-1:0] o_result
);
always @(posedge clk) begin
  o_result <= i_val_a + i_val_b;
end
endmodule
```



Image adapted from https://docs.cocotb.org/en/stable/

Example Code and Test Definition (cont'd)



Image adapted from https://docs.cocotb.org/en/stable/

```python
import cocotb
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge

def adder_model(val_a: int, val_b: int) -> int:
    """Adder reference model"""
    return val_a + val_b

@cocotb.test()
async def test_adder(dut):
    """Test coroutine"""
    # generate clock and start clock as coroutine
    cocotb.start_soon(Clock(dut.clk, 10, 'ns').start())
    # set input signals
    dut.i_val_a.value = 2
    dut.i_val_b.value = 3
    # compare output after two cycles with model
    expect = adder_model(2, 3)
    for _ in range(2):
        await RisingEdge(dut.clk)
    assert dut.o_result.value == expect, "Unexpected result"
```

Alternative Ways of Running a Test

Makefile

```
# source file(s)
SOURCES = rtl/adder.v
# name of the toplevel module
TOPLEVEL = adder
# basename of the Python test file
MODULE = adder_tb
# cocotb's make rules take care of simulator
↪  setup
include $(shell cocotb-config
↪  --makefiles)/Makefile.sim
```

Programmatic call

```
from cocotb_test.simulator import run
run(
    verilog_sources = ['rtl/adder.v',],
    toplevel = 'adder',
    module = 'adder_tb',
  )
```

As with pytest: interchangeable and concurrent integration into workflows

Example Single Test Output: Pass

```
INFO cocotb: Running command: vvp -M [redacted]/venv/cocotb/lib/python3.11/site-packages/cocotb/libs -m libcocotbvpi_icarus [redacted]
INFO cocotb:       -.--ns INFO     gpi                ..mbed/gpi_embed.cpp:108  in set_program_name_in_venv        Using Python virtual environmen
t interpreter at [redacted]venv/cocotb/bin/python
INFO cocotb:       -.--ns INFO     gpi                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
INFO cocotb:       0.00ns INFO     cocotb             Running on Icarus Verilog version 11.0 (stable)
INFO cocotb:       0.00ns INFO     cocotb             Running tests with cocotb v1.9.2 from [redacted]/venv/cocotb/lib/python3.11/s
ite-packages/cocotb
INFO cocotb:       0.00ns INFO     cocotb             Seeding Python random module with 1750987252
INFO cocotb:       0.00ns INFO     cocotb.regression  Found test adder_tb.test_adder
INFO cocotb:       0.00ns INFO     cocotb.regression  running test_adder (1/1)
INFO cocotb:                                            Test coroutine
INFO cocotb:      10.00ns INFO     cocotb.regression  test_adder passed
INFO cocotb:      10.00ns INFO     cocotb.regression  ****************************************************************************************
INFO cocotb:                                          ** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
INFO cocotb:                                          ****************************************************************************************
INFO cocotb:                                          ** adder_tb.test_adder           PASS          10.00           0.00      31610.58  **
INFO cocotb:                                          ****************************************************************************************
INFO cocotb:                                          ** TESTS=1 PASS=1 FAIL=0 SKIP=0               10.00           0.11         93.03  **
INFO cocotb:                                          ****************************************************************************************
INFO cocotb:
INFO cocotb: Results file: [redacted]/sim_build/hlq4b3vh_results.xml
```

- *vvp* is iverilog's simulation engine
- Outputs: terminal, xml-file

cocotb Parametrized Test

- *TestFactory* generates parametrized tests
- cocotb 2.0 introduces decorator (pytest look and feel)

```
@cocotb.test
@cocotb.parametrize(
  value_a=[2,1,0],
  value_b=[3,15],
)
async def test_adder(
    dut,
    value_a,
    value_b):
  ...
```

```
from cocotb.regression import TestFactory

async def testfactory_adder(dut, value_a, value_b):
    """Testfactory for adder"""
    # generate clock and start clock as coroutine
    cocotb.start_soon(Clock(dut.clk, 10, 'ns').start())
    # update input signals
    dut.i_val_a.value = value_a
    dut.i_val_b.value = value_b
    #obtain reference result
    expect = adder_model(value_a, value_b)
    # expect correct output after two cycles
    for _ in range(2):
        await RisingEdge(dut.clk)
    assert dut.o_result.value == expect, "Unexpected result"

tf = TestFactory(testfactory_adder)
tf.add_option('value_a', [2, 1, 0])
tf.add_option('value_b', [3, 15])
tf.generate_tests()
```

cocotb Parametrized Test Output.... Ooops!

```
INFO cocotb:    110.01ns INFO     cocotb.regression
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
INFO cocotb:
ERROR cocotb: Failed: adder_tb2::testfactory_adder_002
ERROR cocotb: Failed: adder_tb2::testfactory_adder_004
FAILED 2 tests.
```

```
**************************************************************************************
** TEST                          STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
**************************************************************************************
** adder_tb2.testfactory_adder_001   PASS          10.00           0.00      28133.62  **
** adder_tb2.testfactory_adder_002   FAIL          20.00           0.00      86484.82  **
** adder_tb2.testfactory_adder_003   PASS          20.00           0.00     116514.27  **
** adder_tb2.testfactory_adder_004   FAIL          20.00           0.00     109804.02  **
** adder_tb2.testfactory_adder_005   PASS          20.00           0.00     138204.74  **
** adder_tb2.testfactory_adder_006   PASS          20.00           0.00     124651.22  **
**************************************************************************************
** TESTS=6 PASS=4 FAIL=2 SKIP=0                 110.01           0.12        897.96  **
**************************************************************************************
```

- TestFactory combines all parameters:
  $\text{value\_a} \times \text{value\_b} = \{2, 1, 0\} \times \{4, 15\} \mapsto (\mathbf{2}, 4), (\mathbf{2}, \mathbf{15}), (\mathbf{1}, 4), (\mathbf{1}, \mathbf{15}), (\mathbf{0}, 4), (\mathbf{0}, \mathbf{15})$
- What's wrong with cases 2 and 4?

cocotb Parametrized Test Output.... Ooops!

```
INFO cocotb:       0.00ns INFO     cocotb.regression                  Found test adder_tb2.testfactory_adder_005
INFO cocotb:       0.00ns INFO     cocotb.regression                  Found test adder_tb2.testfactory_adder_006
INFO cocotb:       0.00ns INFO     cocotb.regression                  running testfactory_adder_001 (1/6)
INFO cocotb:                                                            Automatically generated test
INFO cocotb:
INFO cocotb:                                                            value_a: 2
INFO cocotb:                                                            value_b: 3
INFO cocotb:      10.00ns INFO     cocotb.regression                  testfactory_adder_001 passed
INFO cocotb:      10.00ns INFO     cocotb.regression                  running testfactory_adder_002 (2/6)
INFO cocotb:                                                            Automatically generated test
INFO cocotb:
INFO cocotb:                                                            value_a: 2
INFO cocotb:                                                            value_b: 15
INFO cocotb:      30.00ns INFO     cocotb.regression                  testfactory_adder_002 failed
INFO cocotb:                                                         Traceback (most recent call last):
                                                                        ...
INFO cocotb:                                                            assert dut.o_result.value == expect, "Unexpected result"
INFO cocotb:                                                         AssertionError: Unexpected result
INFO cocotb:                                                         assert 0001 == 17
```

- TestFactory combines all parameters:
  $\text{value\_a} \times \text{value\_b} = \{2, 1, 0\} \times \{4, 15\} \mapsto (\mathbf{2}, \mathbf{4}), (\mathbf{2}, \mathbf{15}), (\mathbf{1}, \mathbf{4}), (\mathbf{1}, \mathbf{15}), (\mathbf{0}, \mathbf{4}), (\mathbf{0}, \mathbf{15})$
- What's wrong with cases 2 and 4?

Example Fixed: All Pass

```
1  module adder #(parameter c_WIDTH = 4) (
2    input wire clk,
3    input wire [c_WIDTH-1:0] i_val_a,
4    input wire [c_WIDTH-1:0] i_val_b,
5    output reg [c_WIDTH -1 :0] o_result
6  );
```



CAVEAT

- Foundation: pytest, cocotb, Forastero
- Attach physical environment (simulated or real)
- Interfacing: testbench, network socket, serial, ...
- Reporting: interactive HTML

"Forastero is a library for writing better testbenches with cocotb, inspired by UVM but distilling it to just the most useful parts."

—`https://github.com/Intuity/forastero`



CAVEAT

- Foundation: pytest, cocotb, Forastero
- Attach physical environment
  (simulated or real)
- Interfacing: testbench, network socket,
  serial, ...
- Reporting: interactive HTML

"Forastero is a library for writing better testbenches with cocotb, inspired by UVM but distilling it to just the most useful parts."

—`https://github.com/Intuity/forastero`



CAVEAT Dynamic Verification

Functional specification
(RTL, general or project specific)

- Interfaces
- State machines
- ...



User-/soft-defined operation
(project specific, some overlap w/ static)

- Interaction with peripherals
  - Practicability of sequences
  - Concurrence of events
  - Over-/underflow recovery
- Meaningfulness of input/output signals
- Radio license compatibility
- Compatibility with deployed system
  bitstream, circuit boards, peripherals

CAVEAT Dynamic Verification: Example Report

- **Warning**
  - Truncated input: 16 bit → 12 bit
  - Code change, incl. user-defined command files, code files
- **XFail** ...because some things should not be viable, e.g. receive signal before physical propagation delay has passed

Feedback to user

- Operational constraints
  e.g. resource availability, concurrence, dead-times
- Physical limitations
  e.g. voltage rating, delay, tx power, ..
- Illustrate sequence for ease of review



CAVEAT Dynamic Verification: Example Report (cont'd)

- **Integrate validation** (user) and verification (dev)
- Example: review Ethernet I/O, timed commands, experiment sequence



(Time scales of RF-Tx/RF-RX were compressed to fit this screen; relative sequencing unchanged.)

CAVEAT Functional Emulation

- Leverage developer tools for a (permanent) virtual instance
- Open-source framework compatible with closed-source code, e.g. ionospheric radar
- Simulate **RTL** + surrogate **environment**

Use cases

- Concurrent, yet independent development of hardware and software (API, controls)
- Developing new experiments, operational modes
- Study design parameter including impact of original user level software



Emulation Example: Adder with Network Interface

- Simple 'instrument': hardware adder
  Code is available in caveat repo as application example
- Custom, project specific parts:
  - User interfacing client
  - Module *axis_adder*
  - CaveatBench object: connect parts, monitor interfaces and operation

Images adapted from: 'calculator': Breathe Icon Team, CC BY-SA 3.0 via Wikimedia Commons; 'cable': R.Spekking CC BY-SA 4.0 via Wikimedia Commons; 'magnifier': http://www.simpleicon.com/, CC BY 3.0 via Wikimedia Commons

Emulation Example: Adder with Network Interface (cont'd)

```python
from cocotb.clock import Clock
from cocotb.triggers import RisingEdge
from caveat import augmented_handle
from caveat.caveatbench import CaveatBench

@cocotb.test()
async def run_network_adder(dut):
    tb_env = CaveatBench(dut)
    cocotb.start_soon(
        Clock(dut.clk, 8, units='ns').start())
    await tb_env.init_monitor('s_axis_tdata',
    ↪ 'clk', callback=parse_input_frame)
    await tb_env.init_monitor('m_axis_tdata',
    ↪ 'clk')
    dut.create_interface_socket_to_axis(
        remote_address = '127.0.0.1',
        remote_port = 20000,
        local_port = 20002,
        axis_bus_module_input = 's_axis',
        axis_bus_module_output = 'm_axis')
    #start simulation
    try:
        while True:
            await RisingEdge(dut.clk)
            #exit on magic number
            if dut.s_axis_tdata.value ==
            ↪ 65535:
                break
    finally:
        tb_env.generate_plot()


if __name__ == "__main__":
    run(module = 'run_adder_host',
        verilog_sources =
        ↪ ['rtl/axis_adder.v'],
        toplevel = "axis_adder",
        timescale  = "1ns/1ps",
    )
```

Emulation Example: Adder with Network Interface (cont'd)

Client (User Interface)

```
Enter two integers to add: 0 1
Requesting 0 + 1
Received sum: 1
Enter two integers to add: 7 39
Requesting 7 + 39
Received sum: 46
Enter two integers to add: 200 132
Requesting 200 + 132
Received sum: 76
Enter two integers to add: 255 7
Requesting 255 + 7
Received sum: 6
Enter two integers to add: 25 20
Requesting 25 + 20
Received sum: 45
Enter two integers to add: 255 255
Requesting 255 + 255
Shutting down..
```

socket



Images adapted from: 'calculator': Breathe Icon Team, CC BY-SA 3.0 via Wikimedia Commons; 'cable': R.Spekking CC BY-SA 4.0 via Wikimedia Commons; 'magnifier': http://www.simpleicon.com/, CC BY 3.0 via Wikimedia Commons

Emulation: Instrument Interaction

Read out hardware revision via user software

- Original software with command file
  (or interactive mode)
- Emulated design delivers code revision
  (actual information, adjusted to scope)







Emulation: Instrument in Context

- Let's add some physically meaningful *context*..
- Simple example: tx → rx loopback





Emulation: Instrument in Context



Emulated Design + Ideal Front-End/Cable
(constant range across frequencies, peak SNR)



Real Hardware + Real Cable
(artifacts in freq-range diagram)



CAVEAT in Training

- Communicating technical design and function to disciplinary experts can be tough
- Regular onboarding of students
  project needs $\neq$ need to match individual experience and background

Our Approach

- Focus on experience, learning how to use an instrument in context
  e.g. investigating parameters of an experiment
- Adopt dev-tools in support of disciplinary research
  need to be mindful of overhead
- Bonus: guidance and tools for early project phase
  informing requirements engineering et al.



Wrapping Up

- Address emerging entry barrier for research environments
  before: **availability** of technology, now: **accessibility** of technology
- Expand on variety of Python packages, added value through combination
  e.g. asserting and logging physical/mixed signal peripherals
  - Focus on building working tools with intend to give back to community
  - Anticipate to leverage (and support) development of **Forastero**
- Current use: ionospheric radar, learning/teaching framework
  anticipate expansion to: steered timing reference, environmental monitoring, laser control (QSUM)

Thank you for your attention

Get the sources, get started, get in touch:
https://github.com/ERAS-Research/

Electronics in Remote and Adverse Surroundings
https://ERAS.ca

Prof. Dr.-Ing. Torsten Reuschel
✉ torsten.reuschel@unb.ca
https://eras.ca
☎ +1-506-452-6031

University of New Brunswick, Department of Physics
8 Bailey Dr. (Room 220), Fredericton, NB E3B 5A3, Canada

Appendix

Beyond Verified Function: Involved People and Skills

- Verification is software
- Improve communication (via 'tangibles')
- Python is a popular language (ease of onboarding staff/students)
- Tremendous ecosystem (we are still a small group with limited budget)
- Cross-platform support (we opt for Linux)

Images: 'emoticon confused' (#2847), 'emoticon think' (#2982), 'hat' (#53868), 'computer' (#50654) via clipartix.com

TIOBE
the software quality company

Jun 2025	Jun 2024	Change	Programming Language	Ratings
1	1		Python	25.87%
2	2		C++	10.68%
3	3		C	9.47%
4	4		Java	8.84%
5	5		C#	4.69%
6	6		JavaScript	3.21%

Source: tiobe.com, accessed on June 25, 2025

Community Extensions

Efficient verification thanks to abstracted interfaces:

- Common interfaces available as *cocotbext*
- AXI(S), Wishbone, UART, I2C, .. integrate based on `cocotb.queue.Queue`

```
1  from cocotbext.axi import AxiStreamBus, AxiStreamSource, AxiStreamMonitor
2
3  @cocotb.test
4  async def test_interface(dut)
5    cocotb.start_soon(Clock(dut.clk, 5, units='ns').start())
6    src = AxiStreamSource(AxiStreamBus.from_prefix(dut, 'axis'), dut.clk, dut.rst)
7    mon = AxiStreamMonitor(AxiStreamBus.from_prefix(dut, 'axis'), dut.clk, dut.rst)
8    #initialize transfer and probe monitor
9    await src.send(bytes(test_data))
10   mon_data = await mon.recv()
11   #check transfer
12   assert mon_rx.tdata == test_data, "Invalid AXIS transfer detected"
```