

Test Case 1

Author A. Kontou (ICCS), A. Paspatis (ICCS), M. Syed (UoS), Z. Feng (UoS), T. The Hoang (CEA), G. Lauss (AIT), E. Rodriguez (TEC)

Version 0.1

Project ERIGrid 2.0 Date 17.02.2023


Name of the Test Case	Virtual Shifting Impedance with Delay Compensation & Sensitivity Framework
Narrative	<p>An advanced method for improving stability and accuracy of PHIL experiments is considered. It was developed based on existing proven ones, namely the shifting impedance and the time delay compensation, aiming to combine and take advantage of their properties. At the same time, the method expanded to overcome some limitations, like the need for availability of actual hardware impedance. This method while increasing stability of the PHIL setup, also improves the accuracy.</p> <p>This TC aims to verify and validate the properties of VSIDC interface algorithm in simple and more complex scenarios. Moreover, the sensitivity framework will be employed to precisely estimate the PHIL system properties prior to experimental testing.</p>
Function(s) under Investigation (FuI) "the referenced specification of a function realized (operationalized) by the object under investigation"	<ul style="list-style-type: none"> • Applicability of VSIDC interface algorithm • Accuracy and stability assessment of VSIDC
Object under Investigation (Oul) "the component(s) (1..n) that are to be qualified by the test"	<ul style="list-style-type: none"> • VSIDC interface algorithm • The tested HUT
Domain under Investigation (Dul): "the relevant domains or sub-domains of test parameters and connectivity."	Electrical Domain
Purpose of Investigation (Pol) The test purpose in terms of Characterization, Verification, or Validation	<ul style="list-style-type: none"> • Characterization and validation of the System under Test (SuT) • Verification and validation of the Oul • Verification and validation of the Ful
System under Test (SuT): Systems, subsystems, components included in the test case or test setup.	PHIL setup with passive or active load.
Functions under Test (FuT) Functions relevant to the operation of the system under test, including Ful and relevant interactions btw. Oul and SuT.	<ul style="list-style-type: none"> • Applicability of VSIDC interface algorithm • Accuracy and stability assessment of VSIDC

Test criteria: Formulation of criteria for each Pol based on properties of SuT; encompasses properties of test signals and output measures.	Evaluation of the stability and accuracy of the setups realized through the incorporation of the VSIDC
target metrics Measures required to quantify each identified test criteria	<ul style="list-style-type: none"> • Current and voltage measurements • Error in active and reactive power exchange at point of common coupling. • Time delay • Sensitivity functions
variability attributes controllable or uncontrollable factors and the required variability; ref. to Pol.	Variability factors include: <ul style="list-style-type: none"> • Varying cut-off frequency of feedback filter • Varying ratio of software and hardware impedance
quality attributes threshold levels for test result quality as well as pass/fail criteria.	Proper stability margins and accuracy metrics (e.g. $Phw=Psw$, etc)

Qualification Strategy

i.e. how are the Pol to be met by the different tests and how will the test results be combined to yield the desired Pol outcomes (see guideline)

Test Specification D1.1

Reference to Test Case	TC D1
Title of Test	Validation of Virtual Shifting Impedance with Delay Compensation (VSIDC)
Test Rationale	<i>This test aims to validate the developed VSIDC method in a PHIL setup with passive/active HUT.</i>
Specific Test System (graphical)	Simple voltage divider circuit.  <p>The diagram illustrates a voltage divider circuit. On the left, a green box labeled 'DRTS' represents the 'Equivalent Thevenin of simulated power network'. It contains a voltage source and two resistors, $(1-a)R1$ and $(1-a)X1$. The output voltage is V_0 and the current is I_0. This is connected to an 'Interface Algorithm' block. Below this, another 'Interface Algorithm & Power Amplifier' block is shown. The output of this block is connected to a blue box labeled 'HUT', which represents the 'Passive load bank/ Inverter filter (Equivalent, $R2$, $X2$)'. The HUT contains a network of resistors and inductors. The input voltage to the HUT is V_2 and the current is I_2.</p>
Target measures	<ul style="list-style-type: none"> • Stability assessment • Active power and reactive power at the point of common coupling and accuracy assessment • Sensitivity functions • Signal to Noise Ratio (SNR) and Total Harmonic Distortion (THD) measurements
Input and output parameters	Input:

	<ul style="list-style-type: none"> • Load/Hardware device • Grid condition <p>Output:</p> <ul style="list-style-type: none"> • Voltage, current and power measurements, during steady and transient states
Test Design	<ul style="list-style-type: none"> • The simulation at DRTS starts first • The voltage is applied to the amplifier and measured • The voltage of the amplifier is output to the HUT and current and voltage measurements are taken • Finally, the loop closes, and the accuracy of the system is estimated
Initial system state	The system is initialised and synchronized at nominal values of voltage (230 V) and frequency (50 Hz).
Evolution of system state and test signals	Use of different sets of Z_s , Z_h and LPF (feedback filters) to compare experimental results with theoretical stability margins.
Other parameters	n/a
Temporal resolution	16 kHz, 50 μ s.
Source of uncertainty	Amplifier's response (delay, amplification), sensors imperfections, HUT's behavior in case of active component, etc.
Suspension criteria / Stopping criteria	<p>Suspension – Instability</p> <p>Stopping: Successful evolution of system states and recording of target measures.</p>

Test Specification D1.2

Reference to Test Case	TC D1
Title of Test	<i>PHIL setup for testing the compliance with FRT requirements and other ancillary services provided by DERs</i>
Test Rationale	A microgrid application is considered, in which DERs feed the load and achieve power sharing. At the same time, the voltage and frequency of the microgrid are regulated close to their nominal values (droop control operation). Furthermore, when a fault occurs, the inverters inject power according to international standards to provide grid support. Advanced interface algorithms, like delay compensation and VSIDC which was developed in the frame of ERIGrid 2.0, will be utilized to make the PHIL setup stable and to provide more accurate results of testing.
Specific Test System (graphical)	
Target measures	<ul style="list-style-type: none"> • Inverter power injection, load voltage and frequency, inverter currents

	<ul style="list-style-type: none"> • Active power and reactive power at the point of common coupling and accuracy assessment • Stability assessment • Sensitivity functions • SNR and THD measurements
Input and output parameters	<p><i>Input:</i></p> <ul style="list-style-type: none"> • Load • Inverter power injection set-points • Grid condition <p><i>Output:</i></p> <ul style="list-style-type: none"> • Voltage, current and power measurements, during steady and transient states
Test Design	<ul style="list-style-type: none"> • Operate a set of inverters in parallel • Perform a network fault when the microgrid operates either in islanded (non-interconnected) mode or in grid-connected mode • Save the experimental results
Initial system state	<i>The system is initialised and synchronized at nominal values of voltage (230 V) and frequency (50 Hz).</i>
Evolution of system state and test signals	<i>The system goes from normal operation (operation close to nominal voltage and frequency) to operation under fault, to test the inverter behavior</i>
Other parameters	<i>n/a</i>
Temporal resolution	<i>16 kHz (in case a switched-type amplifier is used), 50 μs.</i>
Source of uncertainty	<i>Hardware inverter's response, amplifier's response (delay, amplification), sensors imperfections, etc.</i>
Suspension criteria / Stopping criteria	<p><i>Suspension: Abnormal current, Instability</i></p> <p><i>Stopping: Successful evolution of system states and recording of target measures.</i></p>

Mapping to Research Infrastructure

i.e. how is it planned to distribute (map) and execute the specified test system in a given research infrastructure (free text); this section can be used to list the intended Experiment specifications.

Experiment Specification ES.D1.1

Reference to Test Specification	<i>TS D2.1</i>
Title of Experiment	<i>Validation of VSIDC method in PHIL setup with passive load</i>
Research Infrastructure	EESL (ICCS-NTUA) and DPSL (Strathclyde)
Experiment Realisation	<ul style="list-style-type: none"> • Designing the interface topology in the real-time simulator, and the proposed interface algorithm • Designing of the appropriate software protection • Hardware interfaces
Experiment Setup (concrete lab equipment)	<ul style="list-style-type: none"> • Real-Time Digital Simulator (RTDS) • Interfacing I/O cards • PC for RSCAD (UI of RTDS) • Switching Amplifier (Triphase) • Hardware passive load • Metering devices
Experimental Design and Justification	<i>In RSCAD the simulated part will be designed based on known interface topologies (Voltage-Type Ideal Transformer Model (V-ITM), etc). Then the VSIDC will be designed in the controller of the power amplifier and finally, the HUT will be interfaced to RTDS through the amplifier.</i>
Precision of equipment and measurement uncertainty	<ul style="list-style-type: none"> • 50 μs time step • precision of the used ammeter • Delay introduced for the D/A and A/D conversions • Delay introduced and non-ideal output response of the amplifier
Storage of experiment data	<i>RTDS – Various formats (excel, dat, cfg, etc).</i>

Experiment Specification ES.D1.2

Reference to Test Specification	<i>TS D1.1</i>
Title of Experiment	<i>PHIL for analysing inverter's response in real condition</i>
Research Infrastructure	DPSL (Strathclyde) or EESL (ICCS-NTUA)
Experiment Realisation	<ul style="list-style-type: none"> • Microgrid design in RSCAD • Designing of the appropriate software protection • Hardware interfaces
Experiment Setup (concrete lab equipment)	<ul style="list-style-type: none"> • Real Time Digital Simulator (RTDS) • Interfacing I/O cards • PC for RSCAD (UI of RTDS) • Switching Amplifier (Triphase) • Hardware solar inverter • Metering devices
Experimental Design and Justification	<ul style="list-style-type: none"> • <i>In RSCAD an inverter-based microgrid will be designed. The inverters will be simulated as controlled voltage sources to facilitate testing under various grid conditions.</i> • <i>FRT curve according to Grid Codes, will be used.</i> • <i>A hardware inverter will be connected to RTDS to perform PHIL experiments and validate the performance under real conditions.</i>
Precision of equipment and measurement uncertainty	<ul style="list-style-type: none"> • 50 μs time step • precision of the used ammeter • Delay introduced for the D/A and A/D conversions • Delay introduced and non-ideal output response of the amplifier
Storage of experiment data	<i>RTDS – Various formats (excel, dat, cfg, etc).</i>