


ESIstream© Protocol Presentation

V1.1

November 2014



Agenda

Main benefits and introduction

I / Encoding

II / Scrambling

III / Disparity


IV / Synchronization

V / Multiple lanes configuration

Conclusion

Main benefits

ESistream
The Efficient Serial Interface



High efficiency data rate:	87.5% of useful data
----------------------------	----------------------

Simple hardware implementation:	Sub-10 pages specifications
---------------------------------	-----------------------------

Guaranteed DC balance transmission:	± 16 running disparity
-------------------------------------	----------------------------


Sufficient number of transitions:	Max run length of 32bits
-----------------------------------	--------------------------

Synchronisation monitoring:	Using Clk bit
-----------------------------	---------------

Multiple lanes configuration possible:	Yes.
--	------

Introduction 1/4

Using a parallel interface



Pros

Minimum
Latency

No additional
data
processing

Cons


Many traces

Requires
trace lengths
control

Introduction 2/4

Using a serial interface

ESistream
The Efficient Serial Interface



Pros

Less PCB traces

Clock is recovered from data stream

Relaxed PCB trace lengths requirements

Cons

Processing required to implement the transmission protocol.

Increased latency due to protocol implementation

ESistream simplifies serial data processing.

ESistream improves latency with reduced data overheads.

Introduction 3/4

Why ESistream?

ESistream
The Efficient Serial Interface


The ESistream protocol is born from a severe need of the following combination:

- Reduced overhead on serial links, as low as possible.
- Increased rate of useful data when linking ADCs & DACs operating at GSPS speeds with FPGAs on a serial interface.
- Simplified hardware implementation; simple enough to be built on RF SiGe technologies.

An early form of ESistream has been implemented in EV5AS210, a 5bit 20GSPS demonstrator ADC from e2v.

The protocol has now matured and is being implemented in other devices.

It works on standard FPGA high-speed transceiver/serdes I/Os.



Introduction 4/4

The terminology.

CDR:	Clock and Data Recovery
ESIstream:	The Efficient Serial Interface
LFSR:	Linear Feedback Shift Register
PLL:	Phased Lock Loop
PRBS:	Pseudo-Random Binary Sequence
RX:	Receiver
TX:	Transmitter

Encoding

14bits/16bits


The ESistream protocol is based on a 14b/16b encoding which gives a data rate efficiency of 87.5%.

A frame contains 14 bits of data and 2 bits of overhead.

The 14 bits of data are scrambled.

The overhead includes a Clk bit which alternates between '0' and '1' and which is used to monitor the synchronization of the transmission.


The overhead also includes a disparity bit to ensure a DC balanced transmission.



The scrambling process

The scrambling process is needed for 3 reasons:

- It ensures that there are transitions in the transmission (needed for the CDR), in addition to the Clk bit in the overhead.
- It ensures a statistical overall DC balanced transmission (for AC coupling system).
- It spreads the spectral content.




Disparity Principle

In some highly unlikely cases, despite the scrambling process, the transmission might not be DC balanced overall. This will cause a problem to the reception after some time.

To prevent these cases from occurring, a disparity bit is added.

Running disparity (RD) :

The running disparity is the difference between the number of '0' and '1' sent overall.



Disparity bit (DB) :

If the frame increases the running disparity above a certain threshold (± 16), all the bits of the frame except the disparity bit are inverted. The disparity bit is put to '1' in that case, so the RX recognizes that the data were inverted.

This ensures that the protocol has a max run length of 48bits. Taking into account the Clk bit, the maximum run length of the protocol is 32 bits.

Disparity

Example of disparity bit

ESistream


The Efficient Serial Interface

At some time t_i during the transmission $RD(t_i) = -5$.

The following 15 bits of data need to be sent.




This 15 bits word adds a -7 to the running disparity, the updated RD does not exceed -16, thus the disparity bit is at '0' and the data are not inverted. The frame sent at t_i is then:




Thus $RD(t_{i+1}) = RD(t_i) + D_w - 1(\text{for DB}) = -13$

The next data to send is:



This 15 bits word adds a -5 to the running disparity, the updated RD exceeds -16, thus the disparity bit is at '1' and the data are inverted. The frame sent at t_{i+1} is then:




Thus $RD(t_{i+2}) = RD(t_{i+1}) - D_w + 1(\text{for DB}) = -7$


Synchronization

TX/RX Frame alignment

The first step of the TX/RX alignment procedure consists in aligning the frames sent by TX with the 16 bits word obtained at the output of the RX deserializer.



To correct frame misalignment, TX sends a known sequence for 32 frames used by RX to align its 16bits word to the TX frames.




After system start-up, the RX sends a SYNC pulse to the TX which starts the synchronization process of the serial interface.

The RX then seeks the comma 0x00FFFF00 or 0xFF0000FF to align its frames with the TX's.

Synchronization


TX/RX PRBS alignment

The next step is to align the RX PRBS with TX PRBS.
To achieve that, the TX sends the PRBS value for 32 frames after the alignment sequence:



The RX initialises its PRBS using the values it receives from the TX.


The frame during this sequence contains the Clk bit and the disparity bit as the PRBS sequence may impact the running disparity of the transmission:



Synchronization

Process overview

The complete synchronization sequence contains 2 parts of 32 frames to realize TX/RX frames alignment and TX/RX PRBS alignment:





After this sequence, TX and RX are synchronized.

Lengths of 32 frames are sufficient to allow the RX to process the synchronisation successfully and to be ready to process the useful data at the end of a synchronisation sequence without additional buffer to the data path.

Multiple Lanes configuration

Implementation example.



In case of multiple lanes configuration, in order to avoid cross-lane correlation issues the PRBS sequences between lanes should not be aligned.

To align multiple lanes at RX level, the synchronization sequence can be used.


The first frame of the PRBS synchronization sequence can be used as a stamp to realign all lanes together.

If multiple TX units using single or multiple lanes configuration need to be synchronous, the TX units need to start sending the synchronization sequence with a known relation between them so that the RX units can realign them.

If multiple RX units are used, then they need to be synchronized in order to synchronize all lanes together.

Summary of benefits

ESistream
The Efficient Serial Interface



High efficiency data rate:	87.5% of useful data
----------------------------	----------------------

Simple hardware implementation:	Sub-10 pages specifications
---------------------------------	-----------------------------

Guaranteed DC balance transmission:	± 16 running disparity
-------------------------------------	----------------------------

Sufficient number of transitions:	Max run length of 32bits
-----------------------------------	--------------------------

Synchronisation monitoring:	Using Clk bit
-----------------------------	---------------

Multiple lanes configuration possible:	Yes.
--	------

Document Downloads

ESIstream

The Efficient Serial Interface

Download the latest ESIstream documents on:

<http://www.esistream.com/download-area/>