ESIstream

The Efficient Serial Interface

ESIstream package V3 – User guide



Introduction

The package ESIstream allows generating VHDL design examples of the ESIstream serial interface.

The package ESIstream provides VHDL sources, constraints files, TCL scripts for project generation, VHDL testbench files for simulation and python scripts.

Although the different VHDL design examples are specific to a FPGA reference, the modular architecture allows an easy migration to a different FPGA reference replacing the FPGA manufacturer specific IPs.

For technical support, please get the team involved and contact us using <u>ESIstream contact web page</u> or at <u>GRE-HOTLINE-BDC@Teledyne.com</u>

Package supported by this document

Package_ESIstream_Xilinx_xc7vx690tffg1761-2 Package_ESIstream_Xilinx_xcku040-ffva1156-2-e Package_ESIstream_Xilinx_xcku060-ffva1517-1-c Package_ESIstream_Xilinx_xcvu9p-flga2104-1-e

Reference documents

ESIstream Protocol specification V2.0: www.ESIstream.com
EV12AQ600 datasheet: website link, download.link

Terminology

ADC	Analog to Digital Converter
ASIC	Application-Specific Integrated Circuit
BE	Bit Error
СВ	Clock Bit
CDR	Clock and Data Recovery
DAC	Digital to Analog Converter
ESIstream	the Efficient Serial Interface
ESS	ESIstream Synchronization Sequence
FAS	Frame Alignment Sequence
FPGA	Field Programmable Gate Array
HSSL	High Speed Serial Lane
ILA	Integrated Logic Analyzer (a Vivado feature)
LFSR	Linear Feedback Shift Register
PAS	PRBS Alignment sequence
PL	Programmable Logic
Phase Locked Loop	Phase Locked Loop
PRBS	Pseudo-Random Binary Sequence
RX	Receiver
TX	Transmitter
UI	Unit Interval: time to send a bit through the serial interface.
Xcvr	Transceiver





ESIstream Overview

ESIstream protocol initiated by Teledyne-e2v is born from a severe need of the following combination:

- Increase rate of useful data, when linking data converters operating at GSPS speeds with FPGAs on a serial interface, reducing data overhead on serial links, as low as possible.
- Simplified hardware implementation, simple enough to be built on RF SiGe technologies.

ESIstream provides an efficient High-Speed serial 14B/16B interface. It is **license-free** and supports in particular serial communication between FPGAs and High-Speed data converters.

An ESIstream system is made up of the following elements.

- A transmitter can be an ADC or an FPGA or an ASIC
- A receiver can be a DAC or an FPGA or an ASIC
- A number of lanes (L ≥ 1) to transmit serial data
- A synchronization signal (sync) to initialize the communication.

There is no clock lane in a serial interface. For each lane, the receiver should recover the clock from the data.



Figure 1: Basic ESIstream system

The main key benefits are:

- FLEXIBILITY: License free
- EFFICIENCY: 87.5%, with 14-bit of useful data and 2-bit overhead (clock bit and disparity bit).
- SIMPLICITY: Minimal hardware implementation.

The main key features of ESIstream are:

- Deterministic latency
- Multi-device synchronization
- Demonstrated lane rate up to 12.8Gbps (on Kintex Ultrascale KU040), depending on device abilities
- Multi-lanes synchronization
- Guaranteed DC balance transmission, ±16 bit running disparity
- Synchronization monitoring, using the clock bit (overhead bit)
- Sufficient number of transitions for CDR, max run length of 32.






Figure 2: Multiple ADCs ESIstream system



License free

Anyone can download ESistream IP package on www.esistream.com/ip-package. Users can send their contribution through ESistream contact web page.

Disclaimer

This is free and unencumbered software released into the public domain.

Anyone is free to copy, modify, publish, use, compile, sell, or distribute this software, either in source code form or as a compiled bitstream, for any purpose, commercial or non-commercial, and by any means.

In jurisdictions that recognize copyright laws, the author or authors of this software dedicate any and all copyright interest in the software to the public domain. We make this dedication for the benefit of the public at large and to the detriment of our heirs and successors. We intend this dedication to be an overt act of relinquishment in perpetuity of all present and future rights to this software under copyright law.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

THIS DISCLAIMER MUST BE RETAINED AS PART OF THIS FILE AT ALL TIMES.



TABLE OF CONTENTS

INTRODUCT	TON	
PACKAGE SU	UPPORTED BY THIS DOCUMENT	1
REFERENCE	DOCUMENTS	1
TERMINOLO	DGY	1
ESISTREAM	OVERVIEW	3
LICENSE FRE	EE, WHAT DOES THAT MEAN?	5
DISCLAIMER	R	5
FIGURES		
DOCUMENT	rs Amendment	8
1. USER G	iUIDE	9
1.1 PA	CKAGE ORGANIZATION	g
1.2 VI	VADO PROJECTS	11
1.2.1	Build Vivado project	11
1.2.2	Vivado projects Tcl scripts differences	12
1.3 VI\	VADO_RX_EV12AQ60x PROJECT	
1.3.1	Testbench	
1.3.2	TEST 1	
	VADO_TXRX_XM107 PROJECT	
	GISTER MAP	
	ART FRAMES LAYER PROTOCOL	
1.7 HA	ARDWARE PROJECT SETUP	
1.7.1	Kintex Ultrascale - KU060	
1.7.2	Kintex Ultrascale - KU040	
1.7.3	Virtex 7 - 7VX690	21
2. ESISTRE	EAM RX IP (RECEIVER)	22
2.1 PR	INCIPLE	22
2.1.1	RX ESIstream	
2.1.2	RX Control	26
2.1.3	RX lanes decoding	
2.1.4	RX frame alignment	27
2.1.5	RX LFSR init	
2.1.6	RX decoding	
2.1.7	Delay in RX ESistream	
2.1.8	RX output buffer wrapper	
2.1.9	Output buffer IP	
2.1.10	Delay in RX output buffer wrapper	31
3. ESISTRE	EAM TX IP (TRANSMITTER)	32
2.1 Dn	INCIDIE	ລາ



FIGURES

Figure 1: Basic ESIstream system	3
Figure 2: Multiple ADCs ESIstream system	4
Figure 3: ESIstream package organization	9
Figure 4: ESIstream RX IP data framing 16b or 32b or 64b, example with 2 HSSL	12
Figure 5: frames path, lane-decoding latencies per sub-modules	13
Figure 6: ESIstream RX IP project block diagram, principle	14
Figure 7: Test-bench Block diagram, principle	15
Figure 8: Test-bench flow chart, TEST 1	16
Figure 9: ESIstream RX IP project block diagram, principle	17
Figure 10: UART frames layer protocol, write operation	20
Figure 11: UART frames layer protocol, read operation	20
Figure 12: ESIstream RX IP block diagram, principle	22
Figure 13: ESIstream RX IP block diagram, rx_frame_clk from IBUFDS_GT ODIV2 output no	MMCM.23
Figure 14: ESIstream RX IP block diagram, rx_frame_clk from IBUFDS_GT ODIV2 output wit	h MMCM.
	23
Figure 15: ESIstream RX IP block diagram, rx_frame_clk from rx_usrclk	24
Figure 16: 16-bit output data organization	25
Figure 17: 32-bit output data organization	26
Figure 18: 64-bit output data organization	26
Figure 19: Link synchronization, Frame Alignment Sequence (FAS) or Flash sequence	27
Figure 20: RX Frame alignment module, principle	27
Figure 21: Link synchronization, PRBS Alignment Sequence	28
Figure 22: Descrambling principle	28
Figure 23: Multiple lane Synchronization, principle	30



Documents Amendment

Revision	Date	Comments
A.0	March 2021	Creation
A.1	March 2021	Register map update (clk_sel)
A.2	March 2021	Typo on Figure 1: Basic ESIstream system and Figure 4: ESIstream RX IP data framing 16b or 32b or 64b, example with 2 HSSL updated.



1. USER GUIDE

1.1 Package organization

All ESIstream packages are organized as follows:




Figure 3: ESIstream package organization.

Folder name	Description	
python	Sub-folder name	Description
	api	Contain python scripts used to run ESIstream TX and RX through UART interface.
	bat	Execute vivado from Tcl scripts.
	build.py	In a cmd prompt: - Use 'python build.py prj' to create vivado project. - Use 'python build.py sim' to launch testbench simulation. - Use 'python build.py gen' to launch bitstream generation. - Use 'python build.py all' to create vivado projects, launch testbench simulations and generate Bitstream.
src_[]	Contain Vhdl sou	urce files (.vhd) and Vivado IP .xci files.



Folder name	Description				
vivado_rx_ev12aq60x	ESIstream RX vhdl design example project dedicated for EV12AQ60x ADC.				
	Sub-folder name	Description			
	src_tb_top	Contain VHDL testbench files and vivado			
		simulator waveforms file.			
	src_top	Contain project VHDL top file.			
	xdc	Contain project constraint file.			
	script_32b_dl.tcl	Script to build the project with an ESIstream RX			
		using a 32-bit frames path width for each HSSL.			
	script_64b_dl.tcl	Script to build the project with an ESIstream RX			
		using a 64-bit frames path width for each HSSL.			
vivado_txrx_xm107	ESIstream TX and RX vhd	Il design example project using XM107 loopback board			
vivado_txrx_xm107					
vivado_txrx_xm107	Sub-folder name	Description			
vivado_txrx_xm107		Description			
vivado_txrx_xm107	Sub-folder name src_tb_top	Description Contain VHDL testbench files and vivado			
vivado_txrx_xm107	Sub-folder name	Description Contain VHDL testbench files and vivado simulator waveforms file.			
vivado_txrx_xm107	Sub-folder name src_tb_top src_top	Description Contain VHDL testbench files and vivado simulator waveforms file. Contain project VHDL top file. Contain project constraint file.			
vivado_txrx_xm107	Sub-folder name src_tb_top src_top xdc	Description Contain VHDL testbench files and vivado simulator waveforms file. Contain project VHDL top file. Contain project constraint file. Script to build the project with an ESIstream RX and ESIstream TX using a 16-bit frames path width			



1.2 Vivado projects


1.2.1 Build Vivado project

1.2.1.1 Method 1: Using Vivado GUI

Open Vivado:

Package name	Vivado version to use
Package_ESIstream_Xilinx_xc7vx690tffg1761-2	Vivado 2019.2
Package_ESIstream_Xilinx_xcvu9p-flga2104-1-e	Vivado 2019.2
Package_ESIstream_Xilinx_xcku040-ffva1156-2-e	Vivado 2019.1
Package_ESIstream_Xilinx_xcku060-ffva1517-1-c	Vivado 2019.1

Tools > Run Tcl Scripts...



Select the tcl script that fit your design requirements.

When the project is built, you can start compiling, simulating or modifying the example design like any Vivado project. Note: If the TCL script is moved from its original folder it will not work as it uses relative path.

1.2.1.2 Method 2: Using python script and Vivado without GUI

• Open ESIstream package python folder:



- Open build.py
 - Configure the project(s) to build:
 - With the lines below 5 projects will be generated:
 - Vivado_txrx_xm107 script_16_dl.tcl
 - Vivado txrx xm107 script 32 dl.tcl
 - Vivado_txrx_xm107 script_64_dl.tcl
 - Vivado_rx_ev12aq60x script_32_dl.tcl
 - Vivado_rx_ev12aq60x script_64_dl.tcl

- With the lines below 1 project will be generated:
 - Vivado rx ev12aq60x script 64 dl.tcl

```
72 hw_project_list = ["vivado_rx_evl2aq60x"]
73 implementation_list = [["script_64b_dl.tcl", 10, 0]]
```

Note: Value 10 indicates the simulation time in μ s when executing 'python build.py sim'. You can change this value to increase the simulation time. If this value is set to 0 then the project is not built when executing 'python build.py prj'.



- Open a cmd prompt here:
 - o python build.py need an argument (prj, sim, gen or all). See arguments description below:

```
© C:\Windows\System32\cmd.exe —

Microsoft Windows [version 10.0.18363.1379]
(c) 2019 Microsoft Corporation. Tous droits réservés.

C:\Travail\ESIstream\Package_ESIstream_Xilinx_xcku060-ffva1517-1-c v3.0\python>python build.py

-- START of PYTHON BUILD.PY ARG without argument...

-- use 'python build.py prj' to create vivado project

-- use 'python build.py sim' to launch testbench simulation

-- use 'python build.py gen' to launch bitstream generation

-- use 'python build.py all' to create vivado projects, launch testbench simulations and generate bitstream

-- exit on error: python script argument is missing...

C:\Travail\ESIstream\Package_ESIstream_Xilinx_xcku060-ffva1517-1-c v3.0\python>python build.py prj
```

• Open a cmd prompt here:

1.2.2 Vivado projects Tcl scripts differences

The raw data logic vector at Gigabit Transceiver (GT) output when ESIstream RX, and GT input when ESIstream TX can be configured to be 16-bit, 32-bit or 64-bit.




Figure 4: ESIstream RX IP data framing 16b or 32b or 64b, example with 2 HSSL.

The selection of the frame path width is a trade-off between minimum link latency, minimum logic resources, frames frequency in the FPGA allowing relaxing design timing constraints and maximum HSSL rate [Gbps].



The table below shows the logic resources utilization of the ESIstream RX IP per projects (16b or 32b or 64b) implemented on a Kintex Ultrascale xcku060-ffva1517-1-c.

Frames	Device	# HSSL	Max HSSL rate [Gbps]	FPGA frames frequency at Max HSSL rate [MHz]	LUTs KU060 (331680)	FFs KU060 (663360)	KU060 LUTs%	KU060 FFs%
16b	xcku060- ffva1517- 1-c	8	6.25	390.625	1803	1854	0.54	0.28
32b	xcku060- ffva1517- 1-c	8	12.5	390.625	3551	2514	1.07	0.38
64b	xcku060- ffva1517- 1-c	8	12.5	195.3125	5291	4222	1.60	0.64

The Figure below shows the latency introduced by the ESIstream lane decoding module per projects (16b or 32b or 64b) implemented on a Kintex Ultrascale xcku060-ffva1517-1-c.




Figure 5: frames path, lane-decoding latencies per sub-modules.

The output buffer FIFO can use either the built-in FIFO, the distributed RAM or the shift-register implementation. Each implementation introduce a different latency.



1.3 Vivado_rx_ev12aq60x project

This project offers a dedicated vhdl design example to interface the EV12AQ60x FMC board with a FPGA.

A simple UART interface (8-bit, 115200) allows accessing FPGA registers through read and write operations.

A simple frames layer protocol has been defined to communicate with the register map through the UART communication.

Python scripts allow controlling the FPGA design through using the UART frames layer protocol.

The register map contain all registers to control the design (ESIstream, SPI Masters, SYNC generator...).

A module allows checking the decoded frames in order to find data bit error or clock bit erro. Error status, received frames, and some ESIstream controls signals are directly mapped to the Integrated Logic Analyzers (ILA) to be analyzed in Vivado hardware manager using JTAG port.




Figure 6: ESIstream RX IP project block diagram, principle.



1.3.1 Testbench

The test-bench instantiates the project VDHL top file, rx_esistream_top.vhd, to be able to simulate the whole FPGA design detailed in this document.

The test-bench instantiates a TX emulator replacing the EV12AQ600 ADC and which acts like a simplified model of the ADC, configurable both in ramp mode or in pattern0 mode, allowing generating data through the simulated serial link. The link synchronization can be fully simulated.

A UART wrapper instance also allows simulating the PC to FPGA communication. Two VHDL procedures, one for read operation and one for write operation, encapsulate UART frames protocol layer.

To simulate the UART slow communication compare to the ESIstream high-speed serial interface, it is recommended to deactivate the simulation of ESIstream in the test-bench setting the constant GEN_ESISTREAM to false. This allows speeding the simulation run time. Do not to forget to reset GEN_ESISTREAL to true for serial link simulation.

The *my_tb* process generates the test-bench stimulus. It is composed of two parts:

- TEST 1: to simulate the serial link
 - o GEN_ESISTREAM must be set to true.
 - To speed-up simulation, registers are not used to configure controls signals. FPGA GPIOs are used in simulation instead of register accesses.
- TEST 2: to simulate the serial communication.
 - To speed-up the simulation run time:
 - GEN_ESISTREAM should be set to false.
 - TEST 1 should be commented.




Figure 7: Test-bench Block diagram, principle



1.3.2 TEST 1

1.3.2.1 TX emulator

The TX emulator embeds a data generator module generating known data pattern at the transmitter emulator outputs. According to the value of the data generator control input signal tx_d_ctrl , the data to encode can be a 12-bit positive ramp, a pattern0 or a pattern1.

tx_d_ctrl value	Waveform encoded by the TX emulator module
"00"	Pattern0: "00000000000000"
"01"	12-bit positive ramp.
"10"	Reserved
"11"	Pattern1: "1111111111111"

The validation module (txrx_frames_checking) allows checking received data values. It reports an error when there is a bad value in one of the received data field or in one of the clock bit field of the received ESIstream frames.

Status name	Description
Bit error status	'0': No error
	'1': Data bit error
CB error status	'0': No error
	'1': Clock bit error

1.3.2.2 Flow chart




Figure 8: Test-bench flow chart, TEST 1

At the end of the TEST 1, check bit error status, clock bit status and frames values.



1.4 Vivado_txrx_xm107 project

This project offers a vhdl design example to test the ESIstream serial link using both ESIstream Tx and Rx IPs and a loopback board XM107 connecting TX outputs on RX inputs.

A simple UART interface (8-bit, 115200) allows accessing FPGA registers through read and write operations.

A simple frames layer protocol has been defined to communicate with the register map through the UART communication.

Python scripts allow controlling the FPGA design through using the UART frames layer protocol.

The register map contain all registers to control the design (ESIstream, SYNC generator, Tx Rx frames checking ...).

A module allows checking the decoded frames in order to find data bit error or clock bit erro. Error status, received frames, and some ESIstream controls signals are directly mapped to the Integrated Logic Analyzers (ILA) to be analyzed in Vivado hardware manager using JTAG port.




Figure 9: ESIstream RX IP project block diagram, principle.



1.5 Register map

All registers have a size of 32-bit.

All 32-bit are read when performing a read operation through the UART communication. All write registers can also be read.

Project:

vivado_rx_ev12aq60x (1)

- vivado_txrx_xm107 (2)

- both: (12)

	ılator data control: 12
tx_emu_d_ctrl(1) 0 1 W Select	the data sent by the Tx emulator. 12
Tx_er	mu_d_ctrl Waveform 12-bit
00	Constant: x"000"
01	12-bit ramp pattern, see
	EV12AQ60x datasheet
10	12-bit ramp pattern, see
	EV12AQ60x datasheet
	Constant: x"FFF"
rx_prbs_en 1 0 W Enable	ESIstream RX IP PRBS decoding (descrambling) when '1'. 12
tx_prbs_en 1 1 W Enable	ESIstream TX IP PRBS encoding (scrambling) when '1'. 2
tx_disp_en 1 2 W Enable	ESIstream TX IP disparity processing when '1' 2
reg_rst 2 0 W Active	high ('1') global software reset. 12
reg_rst_check 2 1 W Active	high ('1') Tx Rx frames checking module reset. 12
reg_aq600_rstn 2 2 W Active	low ('0') EV12AQ60x ADC reset.
rx_sync_rst 2 3 W Active	high ('1') SYNC generator module reset. 12
spi_ss 3 0 W SPI slav	ve select: 1
-	EV12AQ60x ADC when '0'
	External PLL LMX2592 when '1'
spi_start 3 1 W When	'1' all SPI commands that are pre-loaded in the SPI Master 1
input F	IFO (FIFO IN), are sent to the selected SPI slave.
fifo_in_din 4 23 – 0 W SPI Ma	ster input FIFO data port. 1
To writ	e data through SPI:
-	SPI commands must be pre-loaded in the input FIFO.
-	spi_start bit must be enabled to send all commands.
sync_mode 5 0 W SYNC C	Counter mode: 12
-	normal: 0
-	training: 1
	send_sync is set to high, the SYNC generator module 12
	s the rising edge of the send_sync signal and starts sending
	NC pulse both to the ESIstream RX IP and to the ADC. The
	pulse also starts the SYNC counter. The SYNC pulse allows
	onizing the serial link.
manual mode 6 1 W	12
	delay, in number of clk_acq clock cycle between the
l	onization signal sent to the ADC and the synchronization
	sent to ESIstream RX IP.
	and SYNC generator module counter value. 12 13 14 15 16 17 18 19 19 19 10 10 11 12
	s generated and waits to reach this value to release the
	om the output buffer.
	ync_wr_counter from register to the counter end value 12
	'1' must be apply to the pre-loaded value in
1 1 1 1	r_counter register.



Firmware version 8 31-0 R FPGA firmware version (x"00000300" for V3) fifo_in_full 9 0 R SPI Master input FIFO full flag. Full when '1' fifo_out_empty 9 1 R SPI Master output FIFO empty flag. Empty when '0' fifo_out_dout 10 23-0 R SPI Master output FIFO data port. Data read from the stored in this FIFO. After a SPI read operation data sh flushed performing "UART" read operation on this regis the fifo_out_empty register goes low. Sync_rd_counter 11 7-0 R SYNC generator module memorized counter value after pulse has been sent. Indicates the number of frame cloc in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. Sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. monitored to wait for the valid counter value. Sync_odelay_0 11 24-16 W sync_get_odelay 12 15 R sync_odelay_1 12 8-0 R ref_sel_ext	a SYNC 12 k cycles,
SPI Master output FIFO empty flag. Empty when '0'	SPI are ould be ter until a SYNC 12 k cycles,
fifo_out_dout 10 23 - 0 R SPI Master output FIFO data port. Data read from the stored in this FIFO. After a SPI read operation data sh flushed performing "UART" read operation on this regis the fifo_out_empty register goes low. Sync_rd_counter 11 7 - 0 R SYNC generator module memorized counter value after pulse has been sent. Indicates the number of frame cloc in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. Sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external ref_sel ref clk source 0 External ref clk Default	SPI are ould be ter until a SYNC 12 k cycles,
stored in this FIFO. After a SPI read operation data sh flushed performing "UART" read operation on this regis the fifo_out_empty register goes low. sync_rd_counter 11 7-0 R SYNC generator module memorized counter value after pulse has been sent. Indicates the number of frame cloc in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. sync_odelay_o 11 24-16 W sync_get_odelay 12 15 R sync_odelay_i 12 8-0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external ref_sel ref_clk source 0 External ref clk source 0 External ref clk Default	a SYNC 12 k cycles,
the fifo_out_empty register goes low. sync_rd_counter 11 7 - 0 R SYNC generator module memorized counter value after pulse has been sent. Indicates the number of frame cloc in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext	a SYNC 12 k cycles,
sync_rd_counter 11	k cycles,
pulse has been sent. Indicates the number of frame clock in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. sync_counter_busy	k cycles,
in the clk_acq domain, between the SYNC pulse and the the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. Sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. monitored to wait for the valid counter value. Sync_odelay_o 12 15 R sync_odelay_i 12 8-0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref_sel_ext ref_sel_ext ref_sel_ext ref_clk source 0 Internal Default 1 external ref_sel ref clk source 0 External ref clk Default	•
the lanes_ready signals went up. In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. monitored to wait for the valid counter value. sync_odelay_o 11 24-16 W sync_get_odelay 12 15 R sync_odelay_i 12 8-0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external ref_sel ref clk source 0 External ref clk source 0 External ref clk source	
In training mode: to evaluate the first data latency value. In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release the from the output buffer at the right instant. SYNC generator module counter is busy. Busy when '1'. SYNC generator module counter is busy. Busy when '1'. monitored to wait for the valid counter value. Sync_odelay_o	instant
In normal mode: to check that the counter stops on the defined in the sync_wr_counter register and release to from the output buffer at the right instant. Sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. monitored to wait for the valid counter value. Sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source	
defined in the sync_wr_counter register and release to from the output buffer at the right instant. sync_counter_busy	
from the output buffer at the right instant. sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref_clk source 0 Internal Default 1 external ref_sel ref_clk source 0 External ref clk source 0 External ref clk source 0 External ref clk source	
sync_counter_busy 11 8 R SYNC generator module counter is busy. Busy when '1'. sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref_clk source 0 Internal Default 1 external ref_sel ref_clk source 0 External ref clk source 0 External ref clk source 0 External ref clk source	he date
sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external ref_sel 14 5 W External ref clk source 0 External ref clk source 0 External ref clk source 0 External ref clk source	Can be 12
sync_odelay_o 11 24 - 16 W sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external 1 external ref_sel ref_clk source 0 External ref clk switch ref_sel ref_clk source 0 External ref clk Default	Can be 12
sync_get_odelay 12 15 R sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external 1 external ref clk switch ref_sel ref_sel ref clk source 0 0 External ref clk Default	12
sync_odelay_i 12 8 - 0 R ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref_clk source 0 Internal Default 1 external ref_sel 14 5 W External ref_clk switch ref_sel ref_clk source 0 External ref_clk source 0 External ref_clk source	12
ref_sel_ext 14 6 W ref clk source switch ref_sel_ext ref clk source 0 Internal Default 1 external ref_sel 14 5 W External ref clk switch ref_sel ref clk source 0 External ref clk Default	12
ref_sel 14 5 W External ref clk switch ref_sel ref_clk source 0 External ref clk Default	1
ref_sel 14 5 W External ref clk switch ref_sel ref clk source 0 External ref clk Default	
ref_sel 14 5 W External ref clk switch ref_sel ref clk source 0 External ref clk Default	
ref_sel ref clk source 0 External ref clk Default	
0 External ref clk Default	1
SMA EXT REF	
1 fpga_ref_clk	
clk_sel 14 4 W EV12AQ60x CLK source switch	1
clk_sel synco fpga source	
0 External SMA Default	
1 PLL LMX2592	
synco_sel 14 3 W SYNCO Multiplexer CBTL01023 SEL-input	1
synco_sel synco fpga source	
0 SYNCO ADC Default	
1 SYNCO External SMA	
sync_sel 14 2 W SYNC Multiplexer CBTL01023 SEL-input sync sel sync adc source	1
0 SYNC FPGA Default 1 SYNC External SMA	
hmc1031_d1 14 1 W Low jitter clock generation with integer N PLL	
DO D1 State Ref clock PLL Division	1
frequency ratio	1
0 0 OFF NA Power-down D	1
hmc1031_d0	efault
0 1 ON 20 MHz Divide by 5	efault 1
1 1 ON 10 MHz Divide by 10	efault
- 255 31 - 0 R Reserved	efault



1.6 UART frames layer protocol

The design embeds a UART slave which uses the following configuration:

- Baud rate: 115200

- Data Bits: 8

No parity

The UART frames layer protocol defined here allows to perform read and write operations on the registers listed in the register map.

1.6.1.1 Register Write operation

The UART master must send the data in the order described on the figure below to be able to write a register. Firstly, the master send the 15-bit register address and then the 32-bit data word.

- The most significant bit of the first transmitted byte (bit 7) must be set to 0 for write operation.
- The bits 6 down to 0 of the first transmitted byte contain the bit 14 down to 8 of the register address.
- The second byte contains the bit 7 down to 0 of the register address.
- The third byte contains the bit 31 down to 24 of the register data.
- The fourth byte contains the bit 23 down to 16 of the register data.
- The fifth byte contains the bit 15 down to 8 of the register data.
- The sixth byte contains the bit 7 down to 0 of the register data.

Finally, the master read the acknowledgment word to check that the communication has been done correctly. The acknowledgment word is a single byte of value 0xAC (172 is the decimal value).



Figure 10: UART frames layer protocol, write operation

1.6.1.2 Register Read operation

The UART master must send the data in the order described on the figure below to be able to read a register value. Firstly, the master send the 15-bit register address.

- The most significant bit of the first transmitted byte (bit 7) must be set to 1 for read operation.
- The bits 6 down to 0 of the first transmitted byte contain the bit 14 down to 8 of the register address.
- The second byte contains the bit 7 down to 0 of the register address.

Then, the master read the data and the acknowledgment word to check that the communication has been done correctly. The acknowledgment word is a single byte of value 0xAC (172 is the decimal value).

- The third byte contains the bit 31 down to 24 of the register data.
- The fourth byte contains the bit 23 down to 16 of the register data.
- The fifth byte contains the bit 15 down to 8 of the register data.
- The sixth byte contains the bit 7 down to 0 of the register data.




Figure 11: UART frames layer protocol, read operation



1.7 Hardware project setup

- <u>Warning:</u> To avoid power supplies hot plug, check all power supplies and power switches positions are OFF before connecting any FMC Mezzanine board on a FMC carrier board.
- Warning: Use the correct hardware configuration for each bitstream.

For more information on the Teledyne-e2v high-speed ADC <u>EV12AQ600</u> FMC board or on the hardware setup, please contact us https://www.esistream.com/contact.

1.7.1 Kintex Ultrascale - KU060

The design is compatible with and tested on the FPGA evaluation kit <u>ADA-SDEV-KIT2</u>, a development platform for space grade FPGA systems from <u>ALPHA DATA</u>.

1.7.2 Kintex Ultrascale - KU040

The design is compatible with and tested on the FPGA evaluation kit <u>KCU105</u>, a development environment for <u>evaluating Kintex UltraScale FPGAs</u> from <u>Xilinx</u>.

1.7.3 Virtex 7 - 7VX690

The design is compatible with and tested on the FPGA evaluation kit <u>VC709</u>, a development environment for <u>evaluating Virtex7 FPGAs</u> from <u>Xilinx</u>.



2. ESISTREAM RX IP (RECEIVER)

2.1 Principle

After a SYNC, the RX IP waits for the ESIstream Synchronization Sequence (ESS) composed of the Frame Alignement Sequence (FAS) and of the PRBS Alignment Sequence (PAS). The transmitter sends the ESS to allow the receiver to recover the frames in the serial data stream and to initialize its LFSR. The LFSR generates the PRBS sequence required to descramble the frame. The receiver decodes the frames according to the ESIstream protocol specification (descrambler, disparity bit) to get the data.




Figure 12: ESIstream RX IP block diagram, principle.

The output buffer enables data alignment on multiple lanes. For each lane, the frames are buffered, in the output buffer, as soon as the first valid frame is decoded. The first valid frame is available just after the ESS. When all lanes contain a valid frame (i.e. when lanes ready signal is high), the frames can be released from the output buffers at the same time (i.e. by setting the release data signal high).

The output buffer also allows transferring the frames between the transceiver clock domain (rx_usrclk) to the acquisition clock domain (clk acq), see Figure 4 and Figure 5 for clock distribution details.

For non-deterministic latency applications, both clocks can be connected together using the user clock provided by the transceiver IP (clk_acq <= rx_usrclk).

For deterministic latency applications, the acquisition clock domain (clk_acq) must be connected to a deterministic clock synchronous with the transmitter clock. For instance, from a FPGA Global Clock (GC) pin or from the reference clock through IBUFDS_GTE3 ODIV2 output.

In some cases and depending on the application, the dual clock FIFO implemented in the output buffer can be replaced by a single clock FIFO or by a shift registers to reduce the amount of logic resources used by RX IP. For more information, please contact us using ESIstream contact web page or at GRE-HOTLINE-BDC@Teledyne.com.



Modules depicted with **red outlines** in the block diagrams (namely the transceiver IP GTH and the output buffer) are provided by Xilinx




Figure 13: ESIstream RX IP block diagram, rx_frame_clk from IBUFDS_GT ODIV2 output no MMCM.




Figure 14: ESIstream RX IP block diagram, rx_frame_clk from IBUFDS_GT ODIV2 output with MMCM.






Figure 15: ESIstream RX IP block diagram, rx_frame_clk from rx_usrclk

ODIV2 is configured to buffer the refclk input (refclk divided by one), see "Figure 2-1: Reference Clock Input Structure" of the Xilinx documentation UG576 UltraScale Architecture GTH Transceivers.

2.1.1 RX ESIstream

Description
rx_esistream manages control signals in rx_control: • reset of the transceiver (rst_xcvr). • reset of the lane decoding module (rst_esistream). • synchronization signal of the lane decoding module (sync_esistream). rx_esistream instantiates one rx_lane_decoding sub-module for each serial lane: • When DESER_WIDTH is 32, it decodes 32-bits of raw data (xcvr_data(index)) received from the transceiver at each clock period of the frame clock. • When DESER_WIDTH is 64, it decodes 64-bits of raw data (xcvr_data(index)) received from the transceiver at each clock period of the frame clock. • index is the number of the lane. rx_esistream generates lanes_ready signal using and bitwise operation on lane_ready logic vector. Each bit of the lane_ready vector is addressed by one lane_ready output of each rx_lane_decoding sub-module. When high, the lanes_ready signal indicates that all

2.1.1.1 Entity generic parameters

rx_esistream.vhd module entity generic paremeters description.

Generic	Туре	Values	Description
NB_LANES	Natural	1 to (FPGA maximum	Number of lanes
		number of transceivers)	
COMMA	std_logic_vector	x"00FFFF00" or	Frame Alignment Sequence synchronization pattern.
		x"FF0000FF"	

2.1.1.2 Entity port signals

rx_esistream.vhd module entity port description.



Port	Type	Width	Clock domain	Description
rst_xcvr	Output	1	rx_usrclk	Active high transceiver asynchronous reset
rx_rstdone	Input	NB_LANES array of 1-bit	-	Active high transceiver reset done.
xcvr_pll_lock	Input	NB_LANES array of 1-bit	-	Active high transceiver PLLs lock.
rx_usrclk	Input	1	rx_usrclk	Transceiver user clock (frame clock) from transceiver.
xcvr_data_rx	Input	DESER_WIDTH x NB_LANES bit vector	rx_usrclk	Transceiver user data from transceiver.
sync_in	Input	1	clk_acq	Active high pulse. Generates the synchronization sequence for the receiver, frame alignment and PRBS initialization.
prbs_en	Input	1	Async	Active high, enables scrambling processing.
lanes_on	Input	NB_LANES array of 1	Async	Active high, enable lane. If lane disabled, then no data is available in corresponding lane output buffer.
read_data_en	Input	1	clk_acq	Active high, enables read of data at buffers outputs. When enabled and when valid_out output is high, received data is streamed on frame_out and data_out.
clk_acq	input	1	clk_acq	Acquisition clock, output buffer read port clock, should be the same frequency with no phase drift with respect to receive clock (default: clk_acq should take rx_clk).
sync_out	Output	1	rx_usrclk	Active high pulse. Connect to transmitter sync_in to generate the synchronization sequence for the receiver, frame alignment and PRBS initialization
frame_out	Output	NB_LANES array of 16 x DESER_WIDTH/ 16	clk_acq	Decoded ESIstream frame: disparity bit (15) & clk bit (14) & data (13 down to 0) = frame_out(15 downto 0).
data_out	Output	NB_LANES array of 14 x DESER_WIDTH/ 16	clk_acq	Decoded useful data. data_out = frame_out(13 downto 0).
valid_out	Output	NB_LANES array of 1	clk_acq	Active high one rx_clk period later than read_data_en, frame_out and data_out stream valid output.
ip_ready	Output	1	Async	Active high, when transceiver PLL(s) locked and transceiver reset done. Indicates that IP is ready to receive a sync pulse.
lanes_ready	Output	1	clk_acq	Active high, indicates lanes synchronization status. When high, all enabled lanes are synchronized and data are available at output_buffer(s) outputs.

2.1.1.3 Frame Output signal description



Figure 16: 16-bit output data organization






Figure 17: 32-bit output data organization




Figure 18: 64-bit output data organization

2.1.2 RX Control

File name	Description
rx_control.vhd	rx_control manages clock domains crossing of control signals between "recovered"
	frame clock (rx_usrclk) and "acquisition" clock domain (clk_acq).
	rx_control generates reset of the transceiver when global asynchronous system reset is
	activated or when at least one of the transceiver PLLs are unlocked.
	rx_control generates IP ready signal when transceiver reset procedure done and
	transceiver PLLs locked. IP ready informs that the rx_esistream module is ready to
	receive a synchronization pulse from the client application.
	rx_control generates the synchronization pulse of the lane decoding module.
	rx_control generates reset of the lane decoding module when at least one the
	transceiver PLLs is unlocked.

2.1.3 RX lanes decoding

File name	Description		
rx_lane_decoding.vhd	One rx_lane_decoding must be instantiated per lane.		
	When DESER_WIDTH is 32, it decodes 32-bits of raw data (xcvr_data(index))		
	received from the transceiver at each clock period of the frame clock. That		
	means two ESIstream frames are decoded every frame clock cycle.		
	When DESER_WIDTH is 64, it decodes 64-bits of raw data (xcvr_data(index))		
	received from the transceiver at each clock period of the frame clock. That		
	means four ESIstream frames are decoded every clock cycle.		
	When a synchronization pulse is received, it initializes the frame alignment module		



waiting for the COMMA alignment pattern to align the received frames.

Once the received frames are aligned, the internal LFSR is initialized, using the PRBS words sent during the PRBS alignment sequence just after the Frame Alignment Sequence. This to synchronize the receiver LFSR and the transmitter LFSR which will both generates the same PRBS sequence.

Then the decoder module can use the PRBS words generated by the rx lfsr init module

Then the decoder module can use the PRBS words generated by the rx_lfsr_init module to descramble the data. The decoder module also monitor the disparity bit of each frame to decode the disparity processing.

2.1.4 RX frame alignment

File name	Description
rx_frame_alignment.vhd	After a synchronization pulse, this module waits and detects the COMMA pattern repeated sixteen times during the Frame Alignment Sequence to align the received
	frames. Once the COMMA pattern is detected, it indicates to the rx_lfsr_init module to start waiting for the PRBS Alignment Sequence.

The transmitter (TX) sends a known 32 frames 'comma' sequence, 0x00FFFF00 or 0xFF0000FF, to the receiver (RX).




Figure 19: Link synchronization, Frame Alignment Sequence (FAS) or Flash sequence





Figure 20: RX Frame alignment module, principle



2.1.5 RX LFSR init

File name	Description
rx_lfsr_init.vhd	After a synchronization pulse, waits for the frame alignment flag indicating that the
	COMMA pattern has been detected to start waiting for the PRBS Alignment Sequence
	(PAS). When the PRBS Alignment Sequence starts, the rx_lfsr_init module uses the
	received PRBS words to synchronize its internal LFSR with the transmitter LFSR which
	will both generates the same PRBS sequence.

Following the FAS and to initialize the Rx LFSR, the Tx sends 32 frames PRBS values in the data field.



PAS (32-frames)

Figure 21: Link synchronization, PRBS Alignment Sequence

After both sequences sent on each lane, Tx and Rx are fully synchronized.

FAS (32-frames)




Figure 22: Descrambling principle



2.1.6 RX decoding

File name	Description
rx_decoding.vhd	For each ESIstream frame:
	First reverse disparity processing applied on the data and the clock bit, then descramble
	the data.
	Note: Scrambling not applied on overhead bits.

2.1.7 Delay in RX ESistream

File name	Description
delay.vhd	Create a ready data flag to be able to detect the first valid data received just after the
in rx_lane_decoding.vhd	PRBS alignment sequence.
	It is a delayed image of the "PRBS Alignment Sequence started" flag generated in the
	rx_lfsr_init module.
	This flag authorizes data writing in the output buffer (dual clock FIFO).
	Therefore, the frames of the Frame and PRBS Alignment Sequences are not written in
	the output buffer.



2.1.8 RX output buffer wrapper

File name	Description
rx_output_buffer_wrapper.vhd	The output buffer allows managing of multiple lanes data alignment. For each lane, data are buffered in the corresponding output buffer as soon as a valid data is decoded. Then, when all lanes contain valid data (lanes_ready high at rx_esistream module level), data can be released applying a logic high on read_data_en signal. The output buffer also allows crossing between the "recovered" frame clock domain (rx_usrclk) and the "acquisition" frame clock domain (clk_acq). Output buffer not empty indicates synchronized data are available at buffers outputs. Therefore, lane_ready is just a not operation of FIFO empty flag.

Serial devices often use multiple lanes to transmit or to receive data. For each lane a different delay is introduced when the data propagate between the transmitter (TX) and the receiver (RX). This delay is composed of the TX latency, of the lane propagation delays and of the RX latency. The lane propagation delay will depends on the PCB trace length. The TX and RX latencies will depend on the use of elastic buffer introducing variable latencies on each lane.

To compensate the skew between lanes and to ensure that all lanes are aligned at the ESIstream RX IP outputs. The ESIstream RX IP implements an output buffer for variable delays compensation. This buffer can be either a FIFO or a shift register.

The idea is that on each lane, once the link is synchronized using the FAS and the PAS synchronization sequences, descrambled data start to be written in the output buffer. Then, when all output buffers are not empty the lanes_ready signal goes up authorizing the release of data from the buffer output. The client application should detect the lanes_ready signal rising and should apply a high logic level on read_data_en input to release the valid data. The application can also just loopback lanes_ready on read_data_en if there is no need for deterministic latency. This mechanism ensures that all lanes are synchronized at ESIstream RX IP outputs.




Figure 23: Multiple lane Synchronization, principle



2.1.9 Output buffer IP

File name	Description
output_buffer.xci	The write clock is in the GT rx_usrclk frame clock domain,
	The read clock is in the the "acquisition" frame clock domain, clk_acq.
	FIFO can be optimized using a Block RAM FIFO or a Distributed RAM FIFO depending on trade-offs on programmable logic resources utilization.
	In some cases and depending on the application, the dual clock FIFO implemented in the output buffer can be replaced by a single clock FIFO or by shift registers to reduce the amount of logic resources used by RX IP. For more information, please get the team
	involved using ESIstream contact web page or at GRE-HOTLINE-BDC@Teledyne.com.

2.1.10 Delay in RX output buffer wrapper


File name	Description
delay.vhd	Synchronize valid data out flag signal with decoded data and decoded frame signals
in rx_output_buffer_wrapper	



3. ESISTREAM TX IP (TRANSMITTER)

3.1 Principle

After a SYNC, the transmitter sends the ESIstream Synchronization Sequence (ESS) to allow the receiver to recover the frames in the serial data stream and to initialize its LFSR. The LFSR generates the PRBS sequence required to descramble the frame. The receiver decodes the frames according to the ESIstream protocol specification (descrambler, disparity bit) to get the data.



In case of a multi-lane interface, in order to reduce correlation between lanes, each lane should have different initial values (LFSR Init) for the scrambling units.