

Convolution Module

Module architecture



Processing Element


• 3x3 filter




DSP Internal Block Diagram

Max Pooling

- Number of MaxPooling blocks depend on the IFM size
- In this example, the output of the ReLU is a 4x4
 FM, so 2 MaxP blocks are instantiated
- Both blocks are reused after the first output line have been processed (values 9 and 7)








BRAM distribution

A FM of 9x9 with a filter application of 3x3, stride of 1.

- Figure shows maximum parallelism application
- Three PE blocks in parallel
- After 18 clks, each PE reads BRAM values from the following BRAM block
- Requires a MUX to control BRAM data flow








FSM

 According to the available resources, the processing required is divided into several iterations.

 Each iteration a new set of filters are applied on the IFM.

The processing finished when all filters have been applied to all IFM




Layer block

Inside the Layer block are possible to instantiate more than one Conv modules.

• Each Conv module is associated with a different filter.


• All inputs and outputs must be correctly assigned to BRAM blocks, otherwise data

collision may occur.




How to use - Block Design for validation

- 3 Block Rams (Filter, IFM, and OFM)
- Developed IP connected to all BRAMS
- OFM BRAMS with two ports (convolution with each IFM channel is added)



Test Setup


- The input image (FM) is stored in an SD card.
- The image is sent to DDR through a DMA module.
- Then when a signal is sent from the PS to our IP, using an AXI interconnect, the state machine collects data from BRAM block which was previously stored using the DMA module.
- After finishing the convolution process, the output FM is sent to SD card.



Layer block – IP interface

- The parameters Kernel Size, Fm Size, Padding, Stride, Maxpool, In Fm Ch and Out Fm Ch are directly associated with Convolution Neural Network architecture background.
- The parameters DSP available, BRAM available and memory bit are related with hardware resources.
- Different paremeters values allows higher level of parallelism consuming more resources and increasing computation.

- Maxpool parameter is enabled/disabled with 1/0.
- In Fm Ch refers to the number of input channels for a given convolution.
- Out Fm Ch refers to the number of different filters applying during a convolution.
- "Bram Available": Blocks of Memory available
- "Bram Memory Bit": Capacity (bits) of each block memory



Vivado Simulation

```
✓ ■ Layer_blk (layer_blk.v) (5)
      selector_FM : selector (selector.v)
      selector_FILTER : selector (selector.v)
      selector_OUT_FM : selector (selector.v)
    ✓ ● genblk1[0].convolutional_block1 : conv_blk (conv_blk.v) (3)
       > genblk1[0].uut : PE (PE.v) (3)
          genblk1[0].uut1 : relu (relu.v)
          maxpool (max_pool.v) Disable
      genblk2[0] mux_PF: mux (mux v)
Constraints
Simulation Sources (9)
 > Werilog (1)
    > Non-module Files (1)
    > are layer blk tb (layer blk tb.v) (11)

∨ □ Text (2)
          FM data.txt
          Kernel_data.txt
```


In test bench file, change parameters values


```
module layer blk tb #(
    parameter KERNEL SIZE
                              = 3,
    parameter FM SIZE
                              = 252,
    parameter PADDING
                              = 0,
                              = 1,
    parameter STRIDE
    parameter MAXPOOL
                              = 0,
    parameter DSP AVAILABLE
                              = 36,
    parameter IN FM CH
                              = 1,
    parameter OUT FM CH
                              = 1,
    parameter BRAM AVAILABLE = 12,
    parameter BRAM MEMORY BIT = 1000000,
if(((output bram r addr < (BRAM SIZE*OUT SIZE)+1) && out file == 0) || (((output bram r addr
   if (output bram r addr > 0) begin
        $fwrite(out data,"%0d\n", output bram o data[out file*48 + 48*PE TO USE*0 +: 48]);
```

- Each \$fwrite saves the convolution output from one filter application.
- The output file is located on .../.sim/sim_x/.. dir from vivado project.

Vivado Simulation







Two different filters, first 9 values for identity filter and following for sharpen filter.




FM of 10x10, filter 3x3 with stride 1


> 16 r_next_state[1:0] 0
> 16 o_conv_result[47:0 89
> 16 o_output_...ddr[5:0 3f


🌡 r_go


R_go enables convolution process


O_done signals the end of processing























Add CDMA Module to read from input BRAM







BLOCK DESIGN - design_1*




General Properties







Enable Interrupt on PS an connect to CMDA




ADD BRAM controller and input



Change the BRAM parameters and BRAM controller for desired example





blk_mem_gen_0

Block Memory Generator

rsta busy

rstb busy

─ BRAM_PORTA
▶ addra[31:0]

dina[31:0]

rsta


wea[3:0]

BRAM PORTB


douta[31:0]


To add a custom IP go to Setting and..

- Choose correctly the path where the IP is located
- After, add it to IP repository of the current project




Search for IP on Block Design and add it






Add a BRAM to hold weight values



For a straightforward implementation, use a COE file to preload the BRAM memory with weight values


Add a BRAM to hold weight values



```
1 memory_initialization_radix=2;
2 memory_initialization_vector=0 0 0 0 1 0 0 0 0;
```

Identity filter used in filtro_2.coe file

Do the connections to layer IP




Add two output BRAMs


For a correct work of convolution process it is only necessary one BRAM block, in this case to read back and write on SD card it is required a connection from BRAM block and PS using a BRAM controller.

Correctly connect each input/output from layer ip with BRAM modules.


In case of incorrect work of BRAM blocks, use const IP to assign ovalue to dinb on blk_mem_gen3




Connect CDMA to High Performance on PS



Run Validate Desing






Should appear not errors, if so check address editor tab for possible addresses collisions.

The range value should be updated for different sizes of image being processed. Larger images requires more data consumption.

After that...

- Generate output products
- Create HDL Wrapper
- Run synthesis
- Run implementation
- Generate bitstream

"Export SDK" after bitstream has been denerated




Export hardware platform

- Platform type = Fixed
- Output = Include bitstream
- Choose the name of the hardware platform type and the location where the xsa file will be stored – default option is viable
- Finish to export the platform

Xilinx Vitis

- Create new application project
- Select the .xsa file previously generated
- Write the name of the application
- For the template, select the "Empty Application" option.
- The application structure should look similar to this:



Add source files

- From path: "C:\Xilinx\Vitis\2020.1\data\embeddedsw\XilinxProcessorIPLib\drivers\ axicdma_v4_7\examples" **copy to src the file:** "xaxicdma_example_simple_intr.c"
- This file is used since some functions are already implemented
- Nonetheless we need to edit this file.
- "xparameters.h" file is where all the macros with the base address for the DDR memory and the BRAM controllers are defined.

Includes

- Make sure to include this set of libraries.
 As we pretend to transfer data from the Sdcard to the DDR memory, some functions will be used for that purpose.
- Depending on the data size used inside the hardware module, the functions may need to be edited to work with a certain data width.

```
#include "xparameters.h"
#include "SDCARD.h"
#include "CONFIGS.h"
#include "stdio.h"
#include "math.h"
```

```
int sdCardDriverInit();
int writeFramesToSDCard(char* SD_File, u8 *FrameBuffer, u32 SizeBuffer, u32 offset);
int readFramesFromSDCard(char* SD_File, u16 n_frames, u8 *FrameBuffer, u32 SizeBuffer);
int read8FramesFromSDCard(char* SD_File, u8 *FrameBuffer, u32 SizeBuffer, u32 offset);
```

Program the FPGA


- Select "Program the FPGA"
- Select the correct bitstream and then select "Program"

Before Run the application you may want to setup the connection to

the target platform first.


In this case, PuTTY was used

Set the port used and the correct baudrate



Run the application

- Click on the created application
- Select "Run configurations" from the top-bar
- Select "System debugger"
- Hit run. In the terminal the values sent from the DDR to the BRAM will be displayed as well as the output of processing.
- Depending on the IFM provided, the output values will vary.



```
Al Engine Emulator

Al Engine SW Emulator

Launch Group

OpenCL

OpenCL (TCF)

Single Application Debug

Single Application Debug (GDB)

Debugger_ddr_cdma-GDB

SPM Analysis

System Project Debug

Target Communication Framework
```

```
after: Pos(42000000) value: 0
after: Pos(42000008) value: 214
after: Pos(42000010) value: 216
after: Pos(42000018) value: 132
after: Pos(42000020) value: 136
after: Pos(42000028) value: 193
after: Pos(42000038) value: 199
after: Pos(42000038) value: 199
after: Pos(42000040) value: 200
after: Pos(42000040) value: 202
after: Pos(42000050) value: 205
after: Pos(42000058) value: 205
after: Pos(42000068) value: 207
after: Pos(42000070) value: 207
after: Pos(42000070) value: 209
after: Pos(42000070) value: 208
after: Pos(42000080) value: 212
after: Pos(42000080) value: 215
after: Pos(42000090) value: 217
after: Pos(42000090) value: 217
after: Pos(42000090) value: 217
```