

Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing number:	1	Rev.	1	Format:	TIK	Project:	top.SchDoc
Date:	13.06.2016	09:12:38		A4 Q	Drawn by:	Stefan Lippuner	Page 1 of 6
File: C:\Users\stefan\Documents\svn\code\pcb\Cape\top.SchDoc							

Drawing title:
Top

A

B

C


D

A

B

C

D



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing number: 2 Rev. 1

Date: 13.06.2016 09:12:38






File: C:\Users\stefan\Documents\svn\code\pcb\Cape\cape.SchDoc

Drawing title:


Cape

Format: A4 Q
Laboratory: TIK
Drawn by: Stefan Lippuner


Project: cape.SchDoc
Page 2 of 6



Common Mode Voltage: 2.35V



Offset Compensation Voltages




Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing title:
Power Supplies

Drawing number:	3	Rev:	1	Format:	Laboratory: TIK	Project: psu.SchDoc
Date:	13.06.2016	09:12:38		A3	Drawn by: Stefan Lippuner	Page 3 of 6
File: C:\Users\stefan\Documents\svn\code\pcb\Cape\psu.SchDoc						


A



B

C

D




Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing number: 4	Rev. 1	Format: A4 Q	Laboratory: TIK	Project: adc.SchDoc
Date: 13.06.2016 09:12:38		Drawn by: Stefan Lippuner		Page 4 of 6
File: C:\Users\stefan\Documents\svn\code\pcb\Cape\adc.SchDoc				

Drawing title:

ADC




Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing title:

Current Channel



Drawing number:	5	Rev:	1.1	Format:	Laboratory: TIK	Project: current_channel.SchDoc
Date:	13.06.2016	09:12:38	A3	Drawn by:	Stefan Lippuner	Page 5 of 6
File: C:\Users\stefan\Documents\svn\code\pcb\Cape\current_channel.SchDoc						



Note: Two channels share an Op Amp

1V at the input corresponds to -390mV at the ADC input

With an ADC configuration of 24-bit & Gain = 1,
1 LSB corresponds to -1.22uV



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich

Drawing title:

Voltage Channel

Drawing number:	6	Rev.	1	Format:	Laboratory:	TIK	Project:	voltage_channel.SchDoc
Date:	13.06.2016	09:12:39		A4 Q	Drawn by:	Stefan Lippuner		
File:	C:\Users\stefan\Documents\svn\code\pcb\Cape\voltage_channel.SchDoc							

