ANEXO 1:

JUEGO DE INSTRUCCIONES DEL DLX

Ins	strucciones para la transferencia de datos
LB Rd,Adr	Load byte (sign extension)
LBU Rd,Adr	Load byte (unsigned)
LH Rd,Adr	Load halfword (sign extension)
LHU Rd,Adr	Load halfword (unsigned)
LW Rd,Adr	Load word
LF Fd,Adr	Load single-precision Floating point
LD Dd,Adr	Load double-precision Floating point Load double-precision Floating point
SB Adr,Rs	Store byte
SH Adr,Rs	Store halfword
SW Adr,Rs	Store word
SF Adr,Fs	Store single-precision Floating point
SD Adr,Fs	Store double-precision Floating point Store double-precision Floating point
MOVI2FP Fd,Rs	Move 32 bits from integer registers to FP registers
MOVI2FI Fa,Ks MOVI2FP Rd,Fs	Move 32 bits from FP registers to integer registers
MOVF Fd,Fs	Copy one Floating point register to another register
MOVP Pa,Ps MOVD Dd,Ds	Copy a double-precision pair to another pair
MOVI2S SR,Rs	Copy a register to a special register (not implemented!)
MOVS2I Rs,SR	
	Copy a special register to a GPR (not implemented!)
	rucciones lógicas y aritméticas para enteros
ADD <i>Rd</i> , <i>Ra</i> , <i>Rb</i>	Add
ADDI Rd,Ra,Imm	Add immediate (all immediates are 16 bits)
ADDU <i>Rd,Ra,Rb</i>	Add unsigned
ADDUI Rd,Ra,Imm	Add unsigned immediate
SUB Rd,Ra,Rb	Subtract
SUBI Rd,Ra,Imm	Subtract immediate
SUBU Rd,Ra,Rb	Subtract unsigned
SUBUI Rd,Ra,Imm	Subtract unsigned immediate
MULT Rd,Ra,Rb	Multiply signed
MULTU Rd,Ra,Rb	Multiply unsigned
DIV <i>Rd</i> , <i>Ra</i> , <i>Rb</i>	Divide signed
DIVU Rd,Ra,Rb	Divide unsigned
AND <i>Rd</i> , <i>Ra</i> , <i>Rb</i>	And
ANDI Rd,Ra,Imm	And immediate
OR <i>Rd</i> , <i>Ra</i> , <i>Rb</i>	Or
ORI Rd,Ra,Imm	Or immediate
XOR Rd,Ra,Rb	Xor
XORI Rd,Ra,Imm	Xor immediate
LHI Rd,Imm	Load high immediate - loads upper half of register with immediate
SLL Rd,Rs,Rc	Shift left logical
SRL Rd,Rs,Rc	Shift right logical
SRA Rd,Rs,Rc	Shift right arithmetic
SLLI Rd,Rs,Imm	Shift left logical 'immediate' bits
SRLI Rd,Rs,Imm	Shift right logical 'immediate' bits
SRAI Rd,Rs,Imm	Shift right arithmetic 'immediate' bits
S <i>Rd</i> , <i>Ra</i> , <i>Rb</i>	Set conditional: " " may be EQ, NE, LT, GT, LE or GE
S_I Rd,Ra,Imm	Set conditional immediate: "" may be EQ, NE, LT, GT, LE or GE
SU Rd,Ra,Rb	Set conditional unsigned: "" may be EQ, NE, LT, GT, LE or GE
S_UI Rd,Ra,Imm	Set conditional unsigned immediate: " " may be EQ, NE, LT, GT, LE or GE
NOP	No operation
S U Rd,Ra,Rb S UI Rd,Ra,Imm	Set conditional unsigned: "" may be EQ, NE, LT, GT, LE or GE Set conditional unsigned immediate: "" may be EQ, NE, LT, GT, LE or GE

	Instrucciones de Control
BEQZ Rt,Dest	Branch if GPR equal to zero; 16-bit offset from PC
BNEZ Rt,Dest	Branch if GPR not equal to zero; 16-bit offset from PC
BFPT Dest	Test comparison bit in the FP status register (true) and branch; 16-bit offset from PC
BFPF Dest	Test comparison bit in the FP status register (false) and branch; 16-bit offset from PC
Dest	Jump: 26-bit offset from PC
R Rx	Jump: target in register
AL Dest	Jump and link: save PC+4 to R31; target is PC-relative
ALR Rx	Jump and link: save PC+4 to R31; target is a register
TRAP Imm	Transfer to operating system at a vectored address; see Traps.
RFE Dest	Return to user code from an exception; restore user mode (not implemented!
	Instrucciones en punto flotante
ADDD Dd,Da,Db	Add double-precision numbers
ADDF Fd,Fa,Fb	Add single-precision numbers
SUBD Dd,Da,Db	Subtract double-precision numbers
SUBF Fd,Fa,Fb	Subtract single-precision numbers.
MULTD Dd,Da,Db	Multiply double-precision Floating point numbers
IULTF Fd,Fa,Fb	Multiply single-precision Floating point numbers Multiply single-precision Floating point numbers
IVD Dd,Da,Db	Divide double-precision Floating point numbers
IVF Fd,Fa,Fb	Divide single-precision Floating point numbers
VTF2D Dd,Fs	Converts from type single-precision to type double-precision
VTD2F Fd,Ds	Converts from type double-precision to type single-precision
VTF2I Fd,Fs	Converts from type single-precision to type integer
VTI2F Fd,Fs	Converts from type integer to type single-precision
VTD2I Fd,Ds	Converts from type double-precision to type integer
VTI2D Dd,Fs	Converts from type integer to type double-precision
$\mathbf{D} Da, Db$	Double-precision compares: "" may be EQ, NE, LT, GT, LE or GE; sets
P.E. El	comparison bit in FP status register
_F Fa,Fb	Single-precision compares: "" may be EQ, NE, LT, GT, LE or GE; sets comparison bit in FP status register
	Directivas del simulador WinDLX
.align n	Cause the next data/code loaded to be at the next higher address with the
	lower n bits zeroed (the next closest address greater than or equal to the
	current address that is a multiple of 2n (e.galign 2 means the next word
	begin).
scii "string1",""	Store the "strings" listed on the line in memory as a list of characters. The strings are not terminated by a 0 byte.
sciiz "string1",""	Similar to .ascii, except each string is terminated by a 0 byte.
yte byte1,byte2,	Store the bytes listed on the line sequentially in memory.
l ata [address]	Cause the following code and data to be stored in the data area. If an address
valua (alaan ees)	was supplied, the data will be loaded starting at that address, otherwise, the
	last value for the data pointer will be used. If we were just reading data based
	on the text (code) pointer, store that address so that we can continue from
	there later (on a .text directive).
double number1,	Store the "numbers" listed on the line sequentially in memory as double-
.global label	precision Floating point numbers.
	Make the label available for reference by code found in files loaded after this file.
space size	Move the current storage pointer forward size bytes (to leave some empty
40m4 [m.117	space in memory)
.text [address]	Cause the following code and data to be stored in the text (code) area. If an
	address was supplied, the data will be loaded starting at that address,
	otherwise, the last value for the text pointer will be used. If we were just
	reading data based on the data pointer, store that address so that we can
	continue from there later (on a .data directive).