# PCI 设备详解二

上篇文章主要从硬件的角度分析了 PCI 设备的特性以及各种寄存器,那么本节就结合 LInux 源代码分析下内核中PCI 设备的各种数据结构以及相互之间的联系和工作机制

2016-10-09

注: 一下代码参考 LInux3.11.1 内核

#### 基本的数据结构:

struct pci\_bus



```
struct pci_bus {
   struct pci_bus
                 *parent;
   struct list_head children;
   struct list_head devices;
   struct pci_dev *self;
   struct list_head slots;
   struct resource *resource[PCI_BRIDGE_RESOURCE_NUM];
   struct list_head resources; /* address space routed to
   struct resource busn_res; /* bus numbers routed to th:
   struct pci_ops *ops;
              *sysdata; /* hook for sys-specific exten
   void
   struct proc_dir_entry *procdir; /* directory entry in
   unsigned char
                 number;
                            /* number of primary bridge
   unsigned char
                  primary;
   unsigned char max_bus_speed; /* enum pci_bus_spee
   unsigned char
                cur_bus_speed; /* enum pci_bus_spee
```

```
char name[48];

unsigned short bridge_ctl; /* manage NO_ISA/FBB/et a
pci_bus_flags_t bus_flags; /* Inherited by child buse
struct device    *bridge;
struct device    dev;
struct bin_attribute    *legacy_io; /* legacy I/O for this
struct bin_attribute    *legacy_mem; /* legacy mem */
unsigned int    is_added:1;
};
```



每个 PCI 总线都有一个 pci\_bus 结构与之对应。

系统中所有的根总线的 pci\_bus 结构通过 node 连接起来:

parent 指向该总线的父总线即上一级总线;

children 描述这条 PCI 总线的子总线链表的表头;

devices 描述了这条 PCI 总线的逻辑设备链表的表头;

self 指向引出这条 PCI 总线的桥设备的 pci\_dev 结构;

ops 指向一个结构描述访问配置空间的方法;

number 描述总线号;

primary 描述桥设备所在总线;

struct dev



```
struct pci_dev {
   struct list_head bus_list; /* node in per-bus list对应
   struct pci_bus
                   *bus;
   struct pci_bus
                  *subordinate; /* bus this device br:
               *sysdata; /* hook for sys-specific exten
   void
   struct pci_slot
                    *slot;
   unsigned int
                 devfn;
   unsigned short
                   vendor;
   unsigned short
                  device;
   unsigned short
                  subsystem_vendor;
   unsigned short
                  subsystem_device;
   unsigned int
                 class;
                              /* 3 bytes: (base, sub, proc
   u8
             revision; /* PCI revision, low byte of cla
   u8
             hdr_type;
   u8
             pcie_cap;
   u8
             msi_cap; /* MSI capability offset */
   118
             msix_cap; /* MSI-X capability offset */
             pcie_mpss:3; /* PCI-E Max Payload Size Sup
   u8
   u8
             rom_base_reg;
                         /* which interrupt pin this dev
   u8
             pin;
   u16
             pcie_flags_reg; /* cached PCI-E Capabilit
   struct pci_driver *driver; /* which driver has alloca
   u64
              dma mask;
   struct device_dma_parameters dma_parms;
   pci_power_t
                current_state; /* Current operating st
   u8
             pm_cap;
   unsigned int
                  pme_support:5; /* Bitmask of states
   unsigned int
                  pme_interrupt:1;
   unsigned int
                  pme_poll:1; /* Poll device's PME sta
```

```
unsigned int
                 d1_support:1;
   unsigned int
                 d2_support:1;
   unsigned int
                 no_d1d2:1; /* D1 and D2 are forbidden
                 no_d3cold:1; /* D3cold is forbidden
   unsigned int
   unsigned int
                 d3cold_allowed:1; /* D3cold is allow
   unsigned int
                 mmio_always_on:1;
   unsigned int
                 wakeup_prepared:1;
                 runtime_d3cold:1; /* whether go thro
   unsigned int
   unsigned int
                d3_delay; /* D3->D0 transition time
   unsigned int
                 d3cold_delay; /* D3cold->D0 transiti
#ifdef CONFIG_PCIEASPM
   struct pcie_link_state *link_state; /* ASPM link s
#endif
   pci_channel_state_t error_state; /* current connective
   struct device dev; /* Generic device interf
   int cfg_size; /* Size of configuration space
    * Instead of touching interrupt line and base address re
   unsigned int
                 irq;
   struct resource resource[DEVICE_COUNT_RESOURCE]; /* I/O 8
   multifunction:1;/* Part of multi-functi
   unsigned int
   unsigned int
                is_added:1;
   unsigned int
                is_busmaster:1; /* device is busmaster
                no_msi:1; /* device may not use msi
   unsigned int
                 block_cfg_access:1; /* config space
   unsigned int
                 broken_parity_status:1;  /* Device get
   unsigned int
   unsigned int
                 irq_reroute_variant:2;  /* device nee
   unsigned int     msi_enabled:1;
```

```
unsigned int
                   msix_enabled:1;
    unsigned int
                   ari_enabled:1; /* ARI forwarding */
    unsigned int
                   is_managed:1;
                    is_pcie:1;  /* Obsolete. Will be remov
    unsigned int
    unsigned int
                   needs_freset:1; /* Dev requires fundame
    unsigned int
                   state_saved:1;
    unsigned int
                   is_physfn:1;
    unsigned int
                   is_virtfn:1;
    unsigned int
                   reset_fn:1;
    unsigned int
                   is_hotplug_bridge:1;
    unsigned int
                   __aer_firmware_first_valid:1;
    unsigned int
                   __aer_firmware_first:1;
    unsigned int
                   broken_intx_masking:1;
    unsigned int
                   io_window_1k:1; /* Intel P2P bridge
    pci_dev_flags_t dev_flags;
    atomic_t
               enable_cnt; /* pci_enable_device has been

               saved_config_space[16]; /* config space save
    u32
    struct hlist_head saved_cap_space;
    struct bin_attribute *rom_attr; /* attribute descriptor
    int rom_attr_enabled;
    struct bin_attribute *res_attr[DEVICE_COUNT_RESOURCE]; /
    struct bin_attribute *res_attr_wc[DEVICE_COUNT_RESOURCE];
#ifdef CONFIG_PCI_MSI
    struct list_head msi_list;
    struct kset *msi kset;
#endif
    struct pci_vpd *vpd;
#ifdef CONFIG_PCI_ATS
    union {
        struct pci_sriov *sriov; /* SR-IOV capability rel
        struct pci_dev *physfn; /* the PF this VF is asso
    };
    struct pci_ats *ats;
#endif
    phys_addr_t rom; /* Physical address of ROM if it's not
    size_t romlen; /* Length of ROM if it's not from the BAR
                                                         •
```

PCI 总线上的每一个逻辑设备都会有一个这样的结构。

#### struct resource



```
struct resource {
    resource_size_t start;
    resource_size_t end;
    const char *name;
    unsigned long flags;
    struct resource *parent, *sibling, *child;
};
```



系统用 resource 结构管理地址空间资源,因为这里主要的目的是映射地址空间(PIO 或者 MMIO)到设备,所以地址空间可以说是一种资源,每段地址空间用一个resource 结构来描述。该结构中有地址空间的起始和结束地址,name,和一些位;系统维护了两个全局的resource 链表,一个用于管理 IO 端口空间,一个用于管理 IO 内存空间。从 resource 结构可以看出,这里是通过树来组织这些结构。这里有些类似于 windows 中虚拟内存管理方式,通过这种方式可以比较高效的分配一段未使用的区间或者查找一段区间是否有重叠!


start 指向区间的起点

end 指向区间的重点

name 是区间类型名

flag 记录区间的一些标志位

parent 指向父 res,child 指向第一个子 res, 同一父 res 的子 res 通过 sibling 连接起来,整体结构如下图:



额~~~ 仔细一数算,涉及到的结构还真不多,那么就不在这耽搁时间了,看 LInux 内核中 PCI 设备探测和初始化的过程

PCI 设备的探测有多种方式,大体上分为 BIOS 探测和直接探测。直接探测又分为两种类型。一般而言只要是采用 PCI 总线的 PC 机,其 BIOS 都必须提供对 PCI 总线的支持,因而成为 PCI BIOS。这种 BIOS 在机器加电之后的自检阶段会从系统中的第一个 PCI 桥即 host-PCI 桥开始进行探测和扫描,逐个的枚举连接在第一条 PCI 总线上的所有 PCI 设备并记录。如果其中有个设备是 PCI-PCI 桥,则更进一步,在探测这个桥所连接总线上的设备,依次递归,知道穷尽所有的 PCI 设备。但是并不是所有的系统都有 BIOS,后来 LInux 内核也就提供了一种直接探测 PCI 设备的方式,绕过了 BIOS 的探测。

PCI 设备的初始化在内核中我们分为两个入口:

1、arch\_initcall(pci\_arch\_init);

### 2、subsys\_initcall(pci\_subsys\_init);

arch\_initcall 的优先级要高于 subsys\_initcall, 所以
pci\_arch\_init 函数会在函数 pci\_subsys\_init 之前执行。这
里我们的分析也从两个部分

1、pci\_arch\_init



```
static __init int pci_arch_init(void)
#ifdef CONFIG_PCI_DIRECT
    int type = 0;
    type = pci_direct_probe();
#endif
    if (!(pci_probe & PCI_PROBE_NOEARLY))
        pci_mmcfg_early_init();
    if (x86_init.pci.arch_init && !x86_init.pci.arch_init
        return 0;
#ifdef CONFIG_PCI_BIOS
    pci_pcbios_init();
#endif
#ifdef CONFIG_PCI_DIRECT
    pci_direct_init(type);
#endif
    if (!raw_pci_ops && !raw_pci_ext_ops)
        printk(KERN_ERR
        "PCI: Fatal: No config space access function found\n
    dmi_check_pciprobe();
```

```
dmi_check_skip_isa_align();

return 0;
}
```



该函数完成的主要是与体系结构相关的。函数中根据不同的探索方式有不同的选项,这里我们只关注 CONFIG\_PCI\_DIRECT ,可以看到这里仅仅是调用了一个 pci\_direct\_probe 函数



```
int __init pci_direct_probe(void)
{
   if ((pci_probe & PCI_PROBE_CONF1) == 0)
        goto type2;
    if (!request_region(0xCF8, 8, "PCI conf1"))
        goto type2;
    if (pci_check_type1()) {
        raw_pci_ops = &pci_direct_conf1;
        port_cf9_safe = true;
        return 1;
    release_region(0xCF8, 8);
type2:
    release_region(0xC000, 0x1000);
fail2:
    release_region(0xCF8, 4);
    return 0;
```



该函数完成的功能比较简单,就是从 IO 地址空间申请 8 个字节用作访问 PCI 配置空间的 IO 端口 0xCF8~0xCFF。 前四个字节做地址端口,后四个字节做数据端口。

然后调用 pci\_check\_type1 函数进一步检查,这主要是对 1型配置方式做检查:



```
1 static int __init pci_check_type1(void)
2 {
3     unsigned long flags;
4     unsigned int tmp;
5     int works = 0;
7     local_irq_save(flags);
9     outb(0x01, 0xCFB);
10     tmp = inl(0xCF8);
11     outl(0x80000000, 0xCF8);
12     if (inl(0xCF8) == 0x800000000 && pci_sanity_check(&pci_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_sanity_
```

这里代码只有短短几行,但是着实不容易理解,首先向 0xCFB 写入了 0x01, 然后保存 0xCF8 四个字节的内容,接着向地址端口 0xCF8 写入 0x8000000000, 然后读数据端口。回想下前面提到的 PCI 总线地址的格式,最高位始终

为 1,那么这里就意味着要读 0 总线 0 设备 0 功能 0 寄存器的值。但是下面貌似并没有读取数据端口,而是又读了下地址端口。这我就不太明白了,**难道这里只是检测下端口是否正常?** 

接着就继续调用了 pci\_sanity\_check 函数确保这种访问模式可以正确执行。这里是测试 HOST-bridge 是否存在



```
1 static int __init pci_sanity_check(const struct pci_raw_ops
2 {
      u32 x = 0;
      int year, devfn;
      if (pci_probe & PCI_NO_CHECKS)
           return 1;
      dmi_get_date(DMI_BIOS_DATE, &year, NULL, NULL);
      if (year >= 2001)
           return 1;
      for (devfn = 0; devfn < 0x100; devfn++) {</pre>
           /*读取设备的类型*/
           if (o->read(0, 0, devfn, PCI_CLASS_DEVICE, 2,
               continue;
           if (x == PCI_CLASS_BRIDGE_HOST || x == PCI_CLA
               return 1;
          /*读取设备厂商*/
           if (o->read(0, 0, devfn, PCI_VENDOR_ID, 2, &x)
               continue;
           if (x == PCI_VENDOR_ID_INTEL || x == PCI_VENDO
               return 1;
       DBG(KERN_WARNING "PCI: Sanity check failed\n");
       return 0;
29 }
```



这样 prob 阶段的工作就完成了。回到 pci\_arch\_init 函数中,接下来调用了 pci\_direct\_init 函数,



```
void __init pci_direct_init(int type)
   if (type == 0)
        return;
    printk(KERN_INFO "PCI: Using configuration type %d for
         type);
    if (type == 1) {
        raw_pci_ops = &pci_direct_conf1;
        if (raw_pci_ext_ops)
            return;
        if (!(pci_probe & PCI_HAS_IO_ECS))
            return;
        printk(KERN_INFO "PCI: Using configuration type 1 "
               "for extended access\n");
        raw_pci_ext_ops = &pci_direct_conf1;
        return;
    raw_pci_ops = &pci_direct_conf2;
```

该函数就比较短小了,在前面 pci\_direct\_probe 函数的时候已经返回 1,那么这里实际上就是设置 raw\_pci\_ops=&pci\_direct\_config,从而设置正确的的读取 PCI 设备配置空间的方法。到此为止,一阶段已经结束了,看下面第二部分

## 2、pci\_subsys\_init



```
int __init pci_subsys_init(void)
{
    /*
    * The init function returns an non zero value when
    * pci_legacy_init should be invoked.
    */
    /*这pci.init可能会被初始化成两个函数pci_legacy_init和pci_acp
    if (x86_init.pci.init())
        pci_legacy_init();

    pcibios_fixup_peer_bridges();
    x86_init.pci.init_irq();
    pcibios_init();
    return 0;
}
```



在 Pci\_x86.c 文件中,有这么一段初始化的宏:

这里就是如果配置了 ACPI 的话,就初始化成 pci\_acpi\_init,否则就初始化成 pci\_legacy\_init,这里我们 先只考虑没有配置 ACPI 的情况。



```
int __init pci_legacy_init(void)
{
    if (!raw_pci_ops) {
       printk("PCI: System does not support PCI\n");
    return 0;
```

```
}
printk("PCI: Probing PCI hardware\n");
pcibios_scan_root(0);
return 0;
}
```



在第一部分,已经设置了 raw\_pci\_ops,所以这里正常情况就略过,执行 **pcibios\_scan\_root** 

关键函数在于 **pcibios\_scan\_root**,分析 pci\_find\_next\_bus 的代码就可以知道,在发现 root 总线之前,这里是返回 NULL 的,需要通过 **pci\_scan\_bus\_on\_node** 来探测 root 总线。



我们看下 pci\_scan\_bus\_on\_node 函数做了什么



```
struct pci_bus *pci_scan_bus_on_node(int busno, struct pci_
     LIST_HEAD(resources);
     struct pci_bus *bus = NULL;
     struct pci_sysdata *sd;
      * Allocate per-root-bus (not per bus) arch-specific
      * TODO: leak; this memory is never freed.
      * It's arguable whether it's worth the trouble to can
     sd = kzalloc(sizeof(*sd), GFP_KERNEL);
     if (!sd) {
         printk(KERN_ERR "PCI: 00M, skipping PCI bus %02x\\)
         return NULL;
     sd->node = node;
     /*给总线分配资源*/
     x86_pci_root_bus_resources(busno, &resources);
     printk(KERN_DEBUG "PCI: Probing PCI hardware (bus %02)
     bus = pci_scan_root_bus(NULL, busno, ops, sd, &resource
     if (!bus) {
         pci_free_resource_list(&resources);
         kfree(sd);
     return bus;
```

其实这里关于 sysdata 的问题,我也不是很清楚,貌似和 CPU 架构相关,这里我们不重点考虑,后续晓得了 再补充。我们可以看到这里调用了 x86\_pci\_root\_bus\_resource 函数给总线分配资源,这里需要说下就是一条总线上的设备的资源也是从总线的资源里面分配的,就是我们所说的

窗口,设备或者桥的窗口一定是对应总线窗口的子窗口,如果可能后面会专门拿出一节分析资源的分配。

接着就调用 pci\_scan\_root\_bus 函数探测根总线。



```
void x86_pci_root_bus_resources(int bus, struct list_head *re
{
    struct pci_root_info *info = x86_find_pci_root_info(bus);
    struct pci_root_res *root_res;
    struct pci_host_bridge_window *window;
    bool found = false;
   if (!info)
        goto default_resources;
    printk(KERN_DEBUG "PCI: root bus %02x: hardware-probed
           bus);
   /*resource 是记录windows的链表*/
   /*这里判断是否已经分配了总线号资源*/
    list_for_each_entry(window, resources, list)
        if (window->res->flags & IORESOURCE_BUS) {
            found = true;
            break;
    /*如果没有分配需要重新分配*/
    if (!found)
       /*相当于向系统注册总线号资源*/
        pci_add_resource(resources, &info->busn);
    list_for_each_entry(root_res, &info->resources, list)
        struct resource *res;
        struct resource *root;
        res = &root_res->res;
       /*向系统注册地址空间资源*/
        pci_add_resource(resources, res);
        if (res->flags & IORESOURCE_IO)
            root = &ioport_resource;
        else
```

```
root = &iomem_resource;

/*把res插入资源树*/
insert_resource(root, res);
}
return;

default_resources:

/*

* We don't have any host bridge aperture information fro

* "native host bridge drivers," e.g., amd_bus or broadco

* so fall back to the defaults historically used by pci

*/

printk(KERN_DEBUG "PCI: root bus %02x: using default respei_add_resource(resources, &ioport_resource);
pci_add_resource(resources, &iomem_resource);
}
```

这里首先判断总线的总线号资源分配情况,因为总线号也是一种资源,且由于总线遍历是按照深度优先遍历,一条总线上的所有子总线可以看成一棵树,并且这些总线号是连续的,所以可以用区间来表示,这就和 IO 资源、MEM资源类似了,所以这里总线号资源也是通过 resource 结构来表示的。一个 host-bridge 有一个全局的资源链表resources,连接了所有 pci\_host\_bridge\_window,总线号资源、IO 端口资源、IO 内存资源在里面都有体现.为什么这么说呢??因为不论是那种资源都都会有一个pci\_host\_bridge\_window 与之对应,注意是一个区间就有一个pci\_host\_bridge\_window 结构,我们还是看下这个结构:

```
1 struct pci_host_bridge_window {
2    struct list_head list;
3    struct resource *res;    /* host bridge aperture (
```

```
4 resource_size_t offset; /* bus address + offset
5 };
```

list 使结构作为节点连接在 resources 链表中,res 指向其所对应的 resource,而 offset 表示映射的偏移,该字段主要用在 IO 端口和 IO 内存和物理内存的映射,总线号资源这里默认是 0.

回到 x86\_pci\_root\_bus\_resource 函数中。之前咱们看到初始化的时候 x86.init 有可能被初始化成 acpi\_init, 如果是这个那么资源很可能就分配好了。所以这里判断下。如果没有的话就调用 pci\_add\_resource 函数添加资源。所完成的功能就是申请一个 pci\_host\_bridge\_window 结构,指向对应的 res 结构,挂入全局 resource 链表。函数内容我们就不看了,要不就讲不完了。

接着就注册地址空间资源(IO 端口和 IO 内存),这里基本分为两步:

- 1、创建对应的 windows,并挂入链表
- 2、把 res 插入到全局的资源树中。

第一步就不在赘述,第二步其实就是从全局的资源中申请空间,类似于 windows 中 VAD 树和 LInux 中的红黑树,但是又不同。这里树的结构前面文章有提到,总之,插入之后表明该段空间已经被占用,在次分配就不能分配和本段冲突。

下面就该 pci\_scan\_root\_bus 函数 ,这才是探测总线的重点!!

#### 全文完

本文由 简悦 SimpRead 优化,用以提升阅读体验

使用了全新的简悦词法分析引擎 beta, 点击查看详细说明



