## Appendix B. RISC-V Instruction Set Summary

	31	: 25	24:20	19:15	14:12	11:7	6:0		
	fun	funct7 imm <sub>11:0</sub>		rs1	funct3	rd	ор	R-Type	
	imm₁			rs1	funct3	rd	ор	I-Type	
ĺ	imm <sub>11:5</sub> imm <sub>12,10:5</sub>		rs2	rs1	funct3	imm <sub>4:0</sub>	ор	S-Type	
			rs2	rs1	funct3	imm <sub>4:1,11</sub>	ор	B-Type	
ĺ	imm <sub>3</sub>	1:12			rd	ор	<b>U-Type</b>		
ĺ	imm <sub>2</sub>	0,10:1,11,19	9:12		rd	ор	J-Type		
ĺ	fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type	
	5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits		

Figure B.1 RISC-V 32-bit instruction formats

• i mm: signed immediate in imm<sub>11:0</sub>

uimm: 5-bit unsigned immediate in imm<sub>4,0</sub>
upimm: 20 upper bits of a 32-bit immediate, in imm<sub>31:12</sub>
Address: memory address: rs1 + SignExt(imm<sub>11:0</sub>)

• [Address]: data at memory location Address

BTA: branch target address: PC + SignExt({imm<sub>12:1</sub>, 1'b0})
JTA: jump target address: PC + SignExt({imm<sub>20:1</sub>, 1'b0})

label: text indicating instruction address
SignExt: value sign-extended to 32 bits
ZeroExt: value zero-extended to 32 bits
csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

ор	funct3	funct7	Туре			Description	Operation
0000011 (3)	000	_	I	lb r	d, imm(rs1)	load byte	rd = SignExt([Address] <sub>7:0</sub> )
0000011 (3)	001	_	I	lh r	d, imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )
0000011 (3)	010	-	ı	lw r	d, imm(rs1)	load word	rd = [Address] <sub>31:0</sub>
0000011 (3)	100	-	I	lbu r	d, imm(rs1)	load byte unsigned	rd = ZeroExt([Address] <sub>7:0</sub> )
0000011 (3)	101	-	I	lhu r	d, imm(rs1)	load half unsigned	rd = ZeroExt([Address] <sub>15:0</sub> )
0010011 (19)	000	-	I	addi r	d, rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli r	d, rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	_	I	slti r	d, rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu r	d, rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori r	d, rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli r	d, rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai r	d, rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	1	ori r	d, rs1, imm	or immediate	rd = rs1   SignExt(imm)
0010011 (19)	111	-	I	andi r	d, rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	-	U	auipc r		add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	-	S		s2, imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S		s2, imm(rs1)	store half	[Address] <sub>15:0</sub> = rs2 <sub>15:0</sub>
0100011 (35)	010	-	S		s2, imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2
0110011 (51)	000	0000000	R		d, rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R		d, rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R		d, rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>
0110011 (51)	010	0000000	R	slt r	d, rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R		d, rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R		d, rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl r	d, rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R		d, rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>
0110011 (51)	110	0000000	R		d, rs1, rs2	or	rd = rs1   rs2
0110011 (51)	111	0000000	R		d, rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U		d, upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	-	В		s1, rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	-	В		s1, rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В		s1, rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В	_	s1, rs2, label		if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В		s1, rs2, label	· · · · · · · · · · · · · · · · · · ·	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В		s1, rs2, label		if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	0	d, rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	-	J	jal r	d, label	jump and link	PC = JTA, $rd = PC + 4$

<sup>\*</sup>encoded in instr<sub>31:25</sub>, the upper seven bits of the immediate field