
# Introduction to Logic Gates

- Jsing transistor technology, we can create basic logic gates that perform boolean operations on high (5V) and low (0V) signals.
- Example: NAND gate




### Intro to Logic Gates

- Digital logic gates form the basis for all implemented computing machines.
- Basic gates:
- AND: \*, >
- OR: +, <
- NOT:
- NAND
- NOR
- XOR: ⊕
- XNOR
- Relationships between inputs and outputs are outlined in truth tables

#### **Truth Tables**

AND gate


$$C = A \cdot B$$



O	0	0	0	-
В	0	0	-	-
Α	0	-	0	-

OR gate

$$\rightarrow$$
 C = A+B



O	0	-	-	-
В	0	0	-	-
٧	0	-	0	-

## Truth Tables (cont'd)

Buffer



В	0	-
4	0	-

NOT (Inverter)




Θ 0 A 0

+	1	)		
(	τ	3		
	_	J		
	_	<b>-</b>		
	_	<i>)</i>		

$$\rightarrow B = \overline{A}$$


### Truth Tables (cont'd)

NAND Gate



O	-	-	-	0
В	0	0	-	-
4	0	-	0	-

NOR Gate



С	-	0	0	0
В	0	0	-	-
Α	0	-	0	-

## Truth Tables (cont'd)

XOR Gate

$$\rightarrow$$
 C = A  $\oplus$  B



С	0	-	-	0	
В	0	0	-	-	
Α	0	-	0	-	

XNOR Gate



C	1	0	0	-
В	0	0	-	-
A	0	-	0	-

### Logic Operations

Logic gates all follow the same rules as logic operators in programming languages.

						, ⊕ х
$1 \cdot x = x$	$0 \bullet x = 0$	1 + x = 1	$\mathbf{X} = \mathbf{X} + 0$	$x + \overline{x} = 1$	$\mathbf{x} \cdot \mathbf{x} = 0$	$x \oplus y = y \oplus$
AND:		OR:		NOT:		XOR:



Order of operations also applies to these operations, when putting together the digital circuit.

### Designing a Circuit

- Task #1: Given a logic expression, determine the equivalent gate representation.
- Example:  $f = \overline{x_1}$


$$f = \overline{x_1} \cdot x_2 + x_1 \cdot \overline{x_2}$$

- Group terms according to order of operations:
- NOT terms first
- AND terms next
- OR terms last
- The example gets rewritten as:




$$f = ((\overline{x_1}) \cdot x_2) + (x_1 \cdot (\overline{x_2}))$$

#### Circuit Example



- By evaluating the terms of the expression from the inside-out, we construct the diagram above.
- Of course, this can also be represented as a single gate, but the underlying complexity is the same.



### **More Circuit Design**

- Task #2: Given a truth table that specifies a logic circuit's behaviour, design the equivalent circuit.
- Example: three-input circuit

#### Sum-of-product technique:


- output of f=1 into a single Group all rows with an AND term (product)
- with a single OR gate (sum) Combine these AND terms
- Note: All truth tables can be converted into gate form by using this technique.

f	0	1	1	1	0	0	1	0
$X_3$	0	1	0	1	0	1	0	1
<b>X</b> <sub>2</sub>	0	0	1	1	0	0	1	1
$X_1$	0	0	0	0	1	1	1	1

### Sum-of-Products

- A minterm is a product term where each of the input variables occurs exactly once.
- The sum-of-products technique is also referred to as a disjuction of minterms
- minterms for all rows where f=1 yields the following Grouping together the expression:

$$f = \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + \overline{x}_1 x_2 \overline{x}_3$$



### Reducing Minterms

This is an ugly expression. Can we find some way to

$$f = \overline{x}_1 \overline{x}_2 x_3 + \overline{x}_1 x_2 \overline{x}_3 + \overline{x}_1 x_2 x_3 + x_1 x_2 \overline{x}_3$$

minimize the expression, to make it more compact?

We can, by employing a set of binary logic rules:

Rule Name	Algebraic Identity	lentity
Commutative	X + A = A + X	xy = yx
Associative	$(z + \lambda) + x = z + (\lambda + x)$	(xy)z = x(yz)
Distributive	$(z + x)(\lambda + x) = z\lambda + x$	x(y + z) = xy + xz
Idempotent	X = X + X	X = XX
Involution	× = ×	
Complement	$x + \overline{x} = 1$	$x\overline{x} = 0$
de Morgan	$\underline{\Lambda} \cdot \underline{x} = \underline{\Lambda} + \underline{x}$	$\overline{xy} = \overline{x} + \overline{y}$

## Simplification Example

Reduce the following sum of products:

$$f = \overline{x_1}\overline{x_2}x_3 + \overline{x_1}x_2x_3 + x_1\overline{x_2}x_3 + x_1x_2\overline{x_3} + x_1x_2\overline{x_3}$$

Steps:

$$f = \overline{x}_1 x_3 (\overline{x}_2 + x_2) + x_1 \overline{x}_2 x_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 x_3$$

$$f = \overline{x}_1 x_3 \cdot 1 + x_1 \overline{x}_2 x_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 x_3$$

$$f = \overline{x}_1 x_3 + x_1 \overline{x}_2 x_3 + x_1 x_2 \overline{x}_3 + x_1 x_2 \overline{x}_3$$

$$f = \overline{x}_1 x_3 + x_1 \overline{x}_2 x_3 + x_1 x_2 \overline{x}_3 + (x_1 x_2 x_3 + x_1 x_2 x_3)$$

 $f = \overline{x}_1 x_3 + (x_1 \overline{x}_2 x_3 + x_1 x_2 x_3) + (x_1 x_2 \overline{x}_3 + x_1 x_2 x_3)$ 

$$f = \overline{x}_1 x_3 + x_1 x_3 (\overline{x}_2 + x_2) + x_1 x_2 (\overline{x}_3 + x_3)$$

$$f = \overline{x}_1 x_3 + x_1 x_3 \cdot 1 + x_1 x_2 \cdot 1$$

$$f = \overline{x}_1 x_3 + x_1 x_3 + x_1 x_2$$


## Simplification Example

- Steps (cont'd):
- (from previous slide):
- Distributive:
- Complement:
- Identity:

- $f = \overline{x_1}x_3 + x_1x_3 + x_1x_2$
- $f = x_3(\overline{x}_1 + x_1) + x_1x_2$
- $f=x_3 \bullet 1 \, + x_1 x_2$ 
  - $f = x_3 + x_1 x_2$


Solution is:

$$f = x_3 + x_1 x_2$$





### Implications of de Morgan's Law:


$$\overline{x+y} = \overline{x} \cdot \overline{y}$$

















#### Karnaugh Maps

- A Karnaugh map is another way of representing a circuit's truth table
- Presented as a two-dimensional grid of 2<sup>n</sup> squares.
- and the contents of each square represents the output value Each axis represents the different input values to the circuit, for the intersecting input values.
- Horizontally and vertically adjacent squares only differ by a single input variable
- Number of rows and columns must be a power of 2
- <u>Note:</u> row and column labels must also differ by a single digit.
- Simplified circuit is found by circling groups of adjacent 1's on the grid.
- Result: The minimal expression for the circuit.


#### Karnaugh Maps

Example:



#### Karnaugh Maps

- Next step: circle blocks of 1's
- Cannot contain any 0's in the block
- Height and width of block must be a power of 2
- Blocks are allowed to overlap



Circled blocks correspond to  $\dot{x}_3$  and  $x_1x_2$ 

### Karnaugh Example

Task: Given the truth table on the right, determine the simplest equivalent gate arrangement.

01

00

00


01

Output	X	0	1	0	1	0	1	1	1	1	1	0	1	1	1	0	1
	Q	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Inputs	С	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
Inp	В	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
	А	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	100	וכאר															

|--|


## "Don't Care" Conditions

- Sometimes certain outputs are not defined
- Example: A three-input circuit where the output is 1 if any of the inputs is 1, and 0 if all of the inputs are 0.
- The output can be anything in the case where two or more inputs are 1, since we don't consider those cases.
- In those cases, label the output as "don't care" (or "X").
- "Don't care" conditions are useful because they can be treated as either 1 or 0, depending on which makes things easier.
- In real life, you usually have to set it to some sensible value.



## "Don't Care" Example

- Adding milk to beverages:
- tea (T), only add milk if lemon (L) hasn't already been added. If a patron orders coffee (C), add milk. If the patron orders




in the textbook, for example). In industry though, "X" is more The "don't care" conditions are sometimes written as "d" (as commonly used, as in the phrase "X-propagation".

# The Importance of NAND


- gate, because any other gate can be synthesized NAND gates are considered to be the "universal" using NAND.
- In fact, most gates are implemented in solid-state TTL chips (Transistor-Transistor Logic)
- e.g. 74LS00 integrated circuit (IC)






### **Getting to NAND**


- approach so far has been to find sum-of-products? How do we create a NAND-based circuit, if our
- Answer: By using de Morgan's rule!
- According to de Morgan (see slide 15),








Therefore, the following are equivalent as well:







#### Neither...NOR

- NAND and NOR gates are the cheapest to make, and the most commonly found in IC chips
- Typical process for creating a NAND-based circuit is:
- 1. represent truth table in Karnaugh map
- 2. isolate smallest terms that produce high output
- 3. produce sum-of-product model with AND & OR gates
- 4. convert model to NAND representation
- What about creating an equivalent circuit out of NOR gates? Is that possible?
- Requires obtaining maxterms of the truth table, and producing a product-of-sums model

- values where every input value A maxterm is a sum of input occurs exactly once.
- value in all cases except for that where the output is 0, such that each maxterm represents a row When expressing a truth table, the maxterm will give a true
- Maxterms for example table:

• 
$$(x_1 + x_2 + x_3)$$

$$\bullet \ (\overline{\mathbf{x}}_1 + \mathbf{x}_2 + \mathbf{x}_3)$$

• 
$$(\bar{\mathbf{x}}_1 + \mathbf{x}_2 + \mathbf{x}_3)$$
  
•  $(\bar{\mathbf{x}}_1 + \mathbf{x}_2 + \bar{\mathbf{x}}_3)$   
•  $(\bar{\mathbf{x}}_1 + \bar{\mathbf{x}}_2 + \bar{\mathbf{x}}_3)$ 

f	0	1	1	1	0	0	1	0
$X_3$	0	1	0	1	0	1	0	1
$X_2$	0	0	1	1	0	0	1	1
$X_1$	0	0	0	0	1	-	1	П

## POS (Product of Sums)


- Instead of creating a disjunction of cases where the technique creates a conjunction of the cases where output of the circuit is 1, the product-of-sums the output is 0.
- From previous example:


$$(x_1 + x_2 + x_3) \cdot (\bar{x}_1 + x_2 + x_3) \cdot (\bar{x}_1 + x_2 + \bar{x}_3) \cdot (\bar{x}_1 + \bar{x}_2 + \bar{x}_3)$$

- These equations can be reduced using the same techniques used on minterms.
- boolean logic rules
- Karnaugh maps

#### NOR Circuit


- A product-of-sum circuit will result in several OR gates, united by a single AND gate.
- Through de Morgan's rule, this converts to a circuit made up entirely of NOR gates.
- representations, which has the fewest reduced terms? Design decision: of the maxterm and minterm





#### Other TTL Logic

In addition to NAND circuits, inverter circuits are commonly used as well (e.g. 74LS04).





applying the voltage source to the ground pin can When using these chips, make sure you have the pins and the orientation correct. For example, have some very unpleasant results.