# Digital Logic

Lab2 Design Flow



### Verilog: Basics

- Verilog is:
  - Case sensitive
  - Based on the programming language C
- Comments

```
Single Line// [end of line]Multiple Line/*
```

- List element separator:
- Statement terminator:
- Useful links: <a href="https://www.asic-world.com/">https://www.asic-world.com/</a>



### **Verilog: Identifiers**

- Identifiers are names used to give an object, such as a register or a function or a module, a name so that it can be referenced from other places in a description.
  - Identifiers must begin with an alphabetic character or the underscore character (a-z A-Z \_ )
  - Identifiers may contain alphabetic characters, numeric characters, the underscore, and the dollar sign (a-z A-Z 0-9 \_ \$)
  - Identifiers can be up to 1024 characters long.
- Identifier Examples
  - Scalar: A, C0, my&clk, a\_1,
  - Vector: sel[0:2], f0[0:5], ACC[31:0],



### **Verilog: Numbers**

- Syntax: <size>'<radix><value>;
- Binary Values for numbers
  - **•** 0
  - **■** 1
  - X,x Unknown
  - ■Z,z High impedance state (open circuit)

#### Numbers

• 6'hCA = 001010

• 6'hA = 001010

• 6'b1 = 000001

• 4'b0101= 0101

• 8'bxxxx = 0000xxxx

'd'/D: Decimal

'b'/B: Binary

'o'/O: Octonary

'h'/H: Hexadecimal



### Verilog: Keywords

- Keyword is a special identifier reserved in the language for defining the language structure. Keyword all lowercase
  - module, endmodule
  - input, output
  - wire, tri, reg
  - assign
  - initial, always
  - begin, end
  - Primitive gates : and, nand, or, nor, xor, xnor, not, buf



### module and port

- Modules are the building blocks of Verilog designs
  - You create the design hierarchy by instantiating modules in other modules.
  - Module name should be same as file name
- Ports allow communication between a module and its environment.
  - All but the top-level modules in a hierarchy have ports.

```
module myCircuit (sw, led ); input [23:0] sw; input [23:0] sw, output [23:0] led; or output [23:0] led ); assign led=sw; endmodule myCircuit (input [23:0] sw, output [23:0] led ); assign led=sw; endmodule
```



### wire and reg

- Verilog Language has two primary data types:
  - Nets represent structural connections between components.
    - wire: Interconnecting wire no special resolution function
      - default value is 'X'
    - tri: Net pulls-down or pulls-up when not driven
  - Registers represent variables used to store data.
    - **reg**: Registers store the last value assigned to them until another assignment statement changes their value
      - default value is 'Z'



#### **Primitives**

#### Primitive Gates

- buf, not, and, or, nand, nor, xor, xnor
- Syntax:
  - gate\_operator instance\_identifier (output, input\_1, input\_2, ...)
- Examples:

```
and A1 (F, A, B); //F = A B
or O1 (w, a, b, c)
O2 (x, b, c, d, e); //w=a+b+c,x=b+c+d+e
```

```
// F = AB+C

module test(
  input A,input B,input C,output F);

wire and1_or1;
and and1(and1_or1, A, B);
or or1(F, and1_or1, C);

endmodule
```



#### Test bench

- An HDL description that provides the stimulus to a design is called a test bench. It's a virtual platform for simulating input and output verification in real environments.
- Within the test bench:
  - The inputs to the circuit are declared with keyword reg and the outputs are declared with the keyword wire.
  - The module my hw tb is instantiated with the instance name dut (Every instantiation of a module must include a unique instance name).

#### Example:

```
module my_hw_tb( );
reg [23:0] sw_sim=24'h00_0000;
                                         //sw sim is used to connect to the input of the tested module
wire [23:0] led sim;
                                         // led sime is used to connect to the output of the tested module
hw dut(.sw(sw sim), .led(led sim));
                                           //instantiate the unit, do the connection
// Add your stimulis here
endmodule
```

baiyh@sustech.edu.cn



### Test bench: delay

#### timescale

#### `timescale 1ns / 1ps

- The first number specifies the unit of measurement for time delays. The second number specifies the precision for which the delays are rounded off, in this case to 0.001 ns. If no timescale is specified, a simulator may display dimensionless values or default to a certain time unit, usually 1 ns (= $10^{-9}$  s). Our examples will use only the default time unit.
- Propagation delay
  - # 10 (10 ns delay for timescale 1ns/1ps)




### Test bench: stimuli

#### Initial Blocks

 An initial block, is executed only once when simulation starts. This is useful in writing test benches. If we have multiple initial blocks, then all of them are executed at the beginning of simulation.

#### Always Blocks


 an always block executes always, unlike initial blocks which execute only once (at the beginning of simulation).
 A second difference is that an always block should have a sensitive list or a delay associated with it.



#### initial begin

A

В






### **Recall: Boolean Functions**

The truth table of 2n entries

Х	У	Z	A	В
0	0	0	0	0
0	0	1	1	1
0	1	0	0	0
0	1	1	1	1
1	0	0	1	1
1	0	1	1	1
1	1	0	0	0
1	1	1	0	0




- Note: Two Boolean expressions may specify the same function: A = Β
- B is more economical

### **Practice1: Verilog Design Flow**

 1. Create a Verilog file, save as lab2\_hw.v. Design a circuit using Verilog that implements:

$$A = x' y' z + x' y z + x y'$$


- 2. Write a simulation file, save as **lab2\_hw\_tb.v.** Write your testbench and Run the "**Simulation**" to check waveform.
- 3. Run "RTL Analysis" to check gate level schematic
- 4. Run "Synthesis"
- 5. Connect IO pins in "Constraint wizard"
- 6. Run "Implementation" and "Generate Bitstream"
- 7. Program your FPGA with bitstream for on board and test
- 8. Call TAs to show your schematic, waveform and on-board result for Lab Attendance





### Tips1: structure design

- 1. Create a Verilog file, save as lab2\_hw.v
- Design a circuit using Verilog that implements:
  - A = x' y' z + x' y z + x y'



```
module lab2_hw(
    input x,
    input y,
    input z,
    output out);
    wire notx, noty, notz;
    wire out1, out2, out3;
    not nx(notx, x);
    // Complete your code here
    or u4(out, out1, out2, out3);
```

endmodule

### **Tip2: simulation**

- Create a simulation file, save as lab2 hw tb.v
- Instantiate your top module as dut(design for test), add stimulis, Compare waveform with truth table.

```
    x
    y
    z
    A
    B

    0
    0
    0
    0
    0

    0
    0
    1
    1
    1

    0
    1
    0
    0
    0

    0
    1
    1
    1
    1

    1
    0
    0
    1
    1

    1
    1
    0
    0
    0

    1
    1
    1
    0
    0


    1
    1
    1
    0
    0
```


```
module lab2_hw_tb();
V/connect to input
reg tb_x;
reg tb_y:
reg tb_z;
//connect to output
wire tb_out;
//instantiate the unit
lab2_hw dut(
x(tb_x),
y(tb_y),
z(tb_z),
out(tb_out)
initial begin ...
always begin ...
```




## Tip3: RTL Analysis

 Generate pre-synthesis schematic and compare it with the reference gate level design.









# **Tip4: Constraint**

 Connect the I/O ports to the package pin and set their I/O Std.

SYNTHESIS

Run Synthesis

\* Set Up Debug

Open Synthesized Design


Constraints Wizard

Teport Timing Summa

Report Clock Networks

Denied Olevel Internetic

Edit Timing Constraint:





### Practice2 (optional)

• 1. Change your design and implement:

$$B = x y' + x' z$$

• 2. Check simulation waveform, RTL Analysis schematic and on board test, is this circuit has same functionality with the previous one? Which one is more economical?