

# Second M.A.Sc. Seminar: A System-on-Chip Fibre Channel IP Core

## Till Kuendiger

Research Centre for Integrated Microsystems
Electrical and Computer Engineering



Till Kündiger M.A.Sc. Seminar - Slide 1 June 2004

### Overview

Thesis Goal: Design and implement a Fibre Channel soft IP core which may be used in future high performance System-On-Chip designs

#### Presentation Overview

- 1. SoC communication overview
- 2. Fibre channel data structures
- 3. Fibre channel level 1 topology and functionality
- 4. Fibre channel level 2 functionality
- 5. Design Architecture and implementation considerations


#### Fibre Channel Overview

#### What is Fibre Channel?

- An integrated set of protocols developed by ANSI for managing data flow, does not require it's own command set
- Provides a high speed serial link between a wide variety of different FC Nodes
- Allows for a variety of topologies:
  - Point-to-Point
  - Arbitrated Loop
  - Switched Fabric
- Aims to combine traditional storage I/O with network functionality:
  - High speeds and low latency
  - A large number of allowable nodes (up to thousands of interconnected nodes)
  - Support multiple network and storage protocols
  - Scalable open industry standard
- $\bullet$  Defined in five levels: FC-0  $\rightarrow$  FC-4 (physical specification to user level protocol)

Slide 3


### Traditional SoC ASIC



- A modern ASIC with several core components has an internal communication mechanism which is typically isolated and independent from the chip's I/O functionality
- Off-chip communication is usually handled on a case by case bases
- A Fibre Channel port SoC core would allow for a more standardized communications architecture which could be used for a wide variety of systems


## SoC Bus Comparison

1. **ARM Amba**: A straight forward bus system for basic SoC functionality. Provides two performance bus options (AHB and ASP) and one peripheral bus specification.



- Widely adopted in industry
- Limited in flexibility due to uncertainties in specification


2. **IBM CoreConnect**: A technically advanced bus system which strictly defines how all components connect to one another. Defines specifications for all building blocks: PLB, OPB, DRC and Arbiter.



- Very advanced complete/flexible bus communication system
- High complexity/implementation overhead

Till Kündiger M.A.Sc. Seminar - Slide 6 June 2004

3. Silicore/OpenCores Wishbone: An very simple architecture with only a single high performance bus specification. Wishbone is extremely flexible in its implementation.



- High performance with low complexity
- Allows designer to implement several identical bus' in order to meat requirements of peripheral and CPU/performance throughput.
- Requires designer to provide any additional bridge circuitry which might be needed

Till Kündiger M.A.Sc. Seminar - Slide 7 June 2004

### Fibre Channel for SoC

- Combining Fibre Channel connectivity with a SoC bus architecture would allow an ASIC designer to easily implement functional blocks across several different dies as needed
- The flexibility and high performance nature of the Wishbone SoC Bus makes it an ideal candidate for a FC interface implementation

Slide 8

### Transmission Characters & Words


- There are two types of transmission characters:
  - Data characters; Dxx.y
  - Special characters; Kxx.y

    The value xx is determined by bits  $0 \to 4$  of the 8-bit value; the value y is determined by bits  $5 \to 7$ ; Whether the character is K or D character is decided externally
- A running disparity is calculated for each transmission character sent/received
- The smallest amount of information which may be transferred is one transmission word which consists of four transmission characters; 40-bits representing 32-bits of data
- A transmission word starting with a special (K) character is an Ordered Set
- All data words are transmitted within a Fibre Channel Frame as part of a Sequence

Slide 9




#### Ordered Sets



- Frame Delimiters mark the beginning and end of a frame
- Fill Words are sent between frames and are used for character alignment
- Non-Fill Words have assorted functionality
- Primitive Sequences are used for link services



#### The Fibre Channel Frame



The frame header contains:

- **R\_CTL**: Routing Control
- **D** ID: Destination Identification
- CS\_CTL: Class Specific Control and Priority
- **S\_ID**: Source Identification
- **TYPE**: Data Structure Type
- F\_CTL: Frame Control


- **SEQ\_ID**: Sequence Identification
- **SEQCNT**: Sequence Count
- **OX\_ID**: Originator Exchange Identification
- **RX\_ID**: Responder Exchange Identification
- Parameter: Context Sensitive Condition Parameters

#### FC-1: A Fibre Channel Port

- FC-1 defines most of the functionality for the low level implementation of a Fibre Channel Port.
  - Every Fibre Channel Node (device on a FC network) has one or more FC Ports
  - There are two fundamental types of ports: Nx\_Ports and F\_Ports; Nx\_Ports represent ports on FC Nodes, F\_Ports represent Fabric Ports
- Provides three major functions
  - Data alignment; bit, byte and word alignment
  - Data encoding; 8b/10b encoding
  - Low-Level link protocols



## Fibre Channel Level 1 Topology





#### Module Overview

The modules required for FC-1 implementation:

#### Port FSM:

The main control logic for the port including link services/initialization and an interface to FC-2

### Transmit Queue:

Multiplexes frame data and primitive signals to the transmit port, inserts inter-frame fill words

#### Transmit Port:

Encodes data words into transmission characters and calculates transmit running disparity

#### Receive Port:

Decodes serial link data, aligns data and calculates receiver running disparity

### • Receive Compare:

Handles received ordered sets

### Receive Buffer/Buffer Select:

Stores received frames until they have been processed by FC-2




## FC Port Link Service FSM

State	Transmit	Description	
OL1	OLS primitive sequence	OLS Transmit Sub-state: Entered on reset	
OL2	LR primitive sequence	OLS Received Sub-state: Entered when OLS is received	
OL3	NOS primitive sequence	Wait for OLS Sub-state: Entered when Loss-of-Synch. is	
		detected	
LF1	OLS primitive	NOS Received Sub-state: Entered when NOS is received	
LF2	NOS primitive sequence	NOS Transmit Sub-state: Entered when link failure is	
		detected	
LR1	LR primitive sequence	LR Transmit Sub-state: Entered in order to begin link reset	
LR2	LRR primitive sequence	LR Received Sub-state: Entered when LR is received if not	
		waiting for OLS	
LR3	IDLE	LRR Received Sub-state: Entered when LRR is received from	
		AC/LR1/LR2/OL2 state	
AC	Frame data from transmit queue	Active State: Normal transmit/receive operation	

## 8b/10b Encoding


Every 8-bit byte of data which is sent over a Fibre Channel connection is Encoded into a 10-bit transmission character.



- Ensures the minimum number of transitions for clock recovery to occur
- Balances the number of logic one's and zero's for electrical balancing
- Allows insertion of special characters used for link and flow control which do not interfere with bit transfer rates



### Data Stream De-Serialization




## Running Disparity Calculation

- The running disparity (RD) is calculated for each transmission character in sub-blocks
  - Sub-block one: bits abcdei
  - Sub-block two: bits fghj
- The RD at the beginning of sub-block one is the RD at the end of the previous transmission character
- The RD at the beginning of sub-block two is the RD at the end of sub-block one
- The RD at the end of a sub-block is positive if:
  - The sub-block contains more logic ones than zeros
  - It is '000111' (for sub-block one) or '0011' (for sub-block two)
- The RD at the end of a sub-block is negative if:
  - The sub-clock contains more logic zeros than ones
  - It is '111000' (for sub-block one) or '1100' (for sub-block two)
- The RD remains unchanged otherwise

Slide 18



## Transmit Queue FSM



• Red: Transmit primitive signal

• Cyan: Transmit fill word/Comma

• Green: Transmit frame data

#### Fibre Channel Level 2

- FC-2 defines most of the advanced features and flexibility of Fibre Channel
  - Exchange management
  - Session login/logout
  - Flow control
  - Classes of service
  - Data segmentation
- Some of these are easily integrated into a FC Port, whereas others require external processing and/or resources

Easily integrated	External Processing	
Frame CRC-32 Checking	Exchange Management	
Buffer-to-Buffer Flow Control	End-to-End Flow Control	
Receive-Transmit Timeout Monitoring	Frame Acknowledgement/Sequence Tracking	
	Connection Tracking	
	Data Segmentation/De-Segmentation	

## Fibre Channel Port FC-2 Module Functionality

• CRC-32: The header and body of each FC frame are checked with a cyclic redundancy check performed once an entire frame has been received. The FC CRC follows the FDDI MAC (Fiber Distributed Data Interface Media Access Control) specifications. The following 32-bit polynomial is used:


$$X^{32} + X^{26} + X^{23} + X^{16} + X^{12} + X^{11} + X^{10} + X^{8} + X^{7} + X^{5} + X^{4} + X^{2} + X + 1$$

When a frame is being buffered in the transmit queue a CRC-32 check is performed on the data and the calculated value is appended to the frame as it is sent.

- Buffer-to-Buffer Flow Control: The FC port will keep track of the number of receive buffers which the connected port has available and not send data until at least one receive buffer is ready. Additionally, a R\_RDY primitive signal is generated whenever a local receive buffer is free to be re-used.
- Receive-Transmit Timeout: The port checks to ensure that the amount of time which is spent in certain states during link service does not exceed the number of milliseconds stored in the RTTOV register.




### Fibre Channel Port Architecture





### Fibre Channel Port Amoeba View



Artisan Sage-X standard cell library implementation on TSMC  $0.18 \mu m$  process.

- Overall size is approximately  $2.2 \times 2.2mm$
- Cell area breakdown:
  - Combinational Area: 40%
  - Non-combinational Area: 60%
- Structural area breakdown:
  - Receive Buffers
  - Transmit Queue
  - Rx Port
  - Tx Port

### RAM Considerations

The size of RAM is the largest contributer to the overall size of the design. RTL synthized RAM does not provide a very high density.

Technology specific optimized RAM blocks will allow substantial area reduction.

	Standard Cell	Virage Custom-Touch
	Synthesized	TSMC u18 2P SHD r05
536x32 Frame RAM	$1~029~653.86~\mu m^2$	$34\ 2645.12\ \mu m^2$
256x32 Ordered Set Cache	$861~879.52~\mu m^2$	$200\ 664.42\ \mu m^2$

- RTL RAM modules allow the design to be technology independent
- Custom high density RAM blocks should be substituted whenever possible

## FC-2: Network Functionality

In addition to data segmentation and framing this level of the protocol stack is responsible for most of the advanced networking functionality of Fibre Channel. The flow control which is used may vary widely based on the class of service which is employed. A FC-Port must support at least one class of service.

- Class 1: Dedicated single connection; Established connections are guaranteed ensuring maximum bandwidth and in order delivery
- Class 2: Multiplexed connectionless; Data frames are multiplexed at frame boundaries, in order delivery is not guaranteed, notification is guaranteed
- Class 3: Connectionless datagram; Data frames are multiplexed at frame boundaries, in order delivery is not guaranteed, notification is not guaranteed
- Class 4: Virtual circuit fractional bandwidth connection; fractional bandwidth is guaranteed, in order delivery of frames and notification is guaranteed
- Class 6: Multicast connection; Guaranteed connections to multiple Nx\_Ports with in order delivery and guaranteed notification. Bandwidth is limited/determined by the number of connections

## FC-2 Implementation Considerations

The vast diversity of functionality which is possible with Fibre Channel makes a general purpose hardware implementation of FC-2 very difficult. Two possibilities exist:

- Implementation of a CPU with associated firmware: This solution would require relatively large amounts of resources in terms of power, die area and development time
- Implementation of a small subset of the available features in order to meet specific design requirements: This solution might mean that the finished product is not fully Fibre Channel compliant for the purpose of interoperability

### Conclusions

- A Fibre Channel port provides an easy and efficient communications system for a System-on-Chip which gives a High-level Data Link Control like interface with other System-on-Chip devices
- Implementation of a general purpose Fibre Channel SoC Node allows for the exploration of a full FC-4 user level protocol mapping for standardized System-on-Chip inter-chip communication

#### The End