

Multipliers, Algorithms, and Hardware Designs

Mahzad Azarmehr

Supervisor: Dr. M. Ahmadi

Spring 2008



Outline

- Survey Objectives
- Basic Multiplication Schemes

High-Radix Multipliers

Tree and Array Multipliers

- Variation in Multipliers
- Conclusion

- •Shift/Add Multiplication Algorithm
- •Basic Hardware Multiplier
- Multiplication of Signed Numbers
- •Radix-4 Multiplication
- •Modified Booth's Recoding
- Using Carry-save Adders
- •Full Tree Multipliers
- Alternative Reduction Trees
- Tree Multipliers for signed numbers
- Divide and Conquer Design
- Additive Multiply Modules
- Bit-Serial Multipliers
- Modular Multipliers
- Squaring




Survey Objectives

- Multiplication is a heavily used arithmetic operation that figures prominently in signal processing and scientific applications
- Multiplication is hardware intensive, and the main criteria of interest are higher speed, lower cost, and less VLSI area
- The main concern in classic multiplication, often realized by K cycles of shifting and adding, is to speed up the underlying multi-operand addition of partial products
- In this survey, a variety of multiplication algorithms and hardware designs are discussed



Shift/Add Multiplication Algorithm

With the following notation:



 Binary multiplication reduces to adding a set of numbers, each of which is 0, or shifted version of the multiplicand a




Shift/Add Multiplication Algorithm

 Sequential multiplication can be done by a cumulative partial product (initialized to 0) and successively adding to it the properly shifted terms x_ia

$$p^{(j+1)} = (p^{(j)} + x_j a 2^k) 2^{-1}$$


- Instead of shifting successive numbers to the left for alignment, cumulative partial product is shifted by one bit to the right
- The product will have a total shift of k bits to the right, so we pre-multiply a by 2^k to offset this effect





Basic Hardware Multiplier

- x and p are stored in shift registers
- The next bit of x is used to select 0 or a for addition
- Shifting can be performed by connecting the (i)th sum output to the (k+i-1)th bit of the partial product register and the adder's carry out to bit 2k-1
- x and lower half of p can share the same register





Multiplication of Signed Numbers

- In signed-magnitude numbers, the product's sign should be computed separately by XORing the operand signs
- In 2's-complement representation:
 - Negative multiplicand, the same routine with sign-extended values
 - Negative multiplier, the term x_{k-1}a should be subtracted rather than added in the last cycle
- In practice, the required subtraction is performed by adding the 2's-complement of the multiplicand or adding its 1's-complement and inserting a carry-in of 1 into the adder



Multiplication of Signed Numbers

Examples of 2's-complement multiplications:

a	10110
X	01011
P ⁽⁰⁾	00000
$+ x_0a$	10110
2P ⁽¹⁾	110110
P ⁽¹⁾	110110
+ x₁a	10110
2P ⁽²⁾	1100010
$P^{(2)}$	1100010
+ x ₂ a	00000
2P(3)	11100010
$\mathbf{P}^{(3)}$	11100 010
+ x ₃ a	10110
2P(4)	110010010
P ⁽⁴⁾	11001 0010
+ x₄a	00000
2P ⁽⁵⁾ P ⁽⁵⁾	1110010010
P ⁽⁵⁾	11100 10010

а	10110
x	10101
P ⁽⁰⁾	00000
+ x ₀ a	10110
2P ⁽¹⁾	110110
$P^{(1)}$	110110
+ x₁a	00000
2P ⁽²⁾	1110110
$P^{(2)}$	1110110
+ x ₂ a	10110
2P ⁽³⁾	11001110
2P ⁽³⁾ P ⁽³⁾	11001110
+ x₃a	00000
2P ⁽⁴⁾	111001110
P ⁽⁴⁾	1110011110
+ (-x ₄ a)	01010
2P ⁽⁵⁾ P ⁽⁵⁾	0001101110
$P^{(5)}$	0001101110



Multiplication using Booth's Recoding

- The more 1s there are in x, the slower the multiplication
- In Booth's recoding, every sequence of 1s is replaced with a sequence of 0s, a -1 in the least significant end, and addition of 1 in the next higher position:

$$2^{j}+2^{j-1}+...+2^{i+1}+2^{i}=2^{j+1}-2^{i}$$


Xi	X _{i-1}	y _i	explanation
0	0	0	No string of 1s in sight
0	1	1	End of string of 1s
1	0	-1	Beginning of string of 1s
1	1	0	Continuation of string of 1s

а	10110
×	10111
У	-1 1 0 0 -1
P ⁽⁰⁾	00000
+ y₀a	01010
2P ⁽¹⁾	01010
$P^{(1)}$	001010
+ y₁a	00000
2P ⁽²⁾	001010
$P^{(2)}$	0001010
+ y₂a 	00000
2P ⁽³⁾	0001010
$P^{(3)}$	00001010
+ y₃a	10110
2P ⁽⁴⁾	110111 010
P ⁽⁴⁾	11011 1010
+ y₄a	01010
2P ⁽⁵⁾	001011010
P ⁽⁵⁾	000101 1010



High-Radix Multipliers

 These multiplication schemes handle more than one bit of the multiplier in each cycle



- A higher representation radix leads to fewer digits. Thus, a digit-at-atime multiplication algorithm requires fewer cycles as we move to higher radices, which means fewer partial products
- The reduction in the number of cycles, along with the use of recoding and carry-save adders, leads to significant gains in speed over basic multipliers




Radix-4 Multipliers


Based on two least significant end bits of multiplier, a pre-computed multiple of a is added

Alternately, rather than adding 3a, add –a and send a carry of 1 into the next radix-4 digit of the multiplier

00

01 10 Mux







Modified Booth's Recoding


 If radix-4 multiplication is performed with the recoded multiplier, only the multiples of ±a and ±2a will be required, all of which are easily obtained by shifting and/or complementation

x _{i+1}	Xi	X _{i-1}	y _{i+1}	y _i	explanation
0	0	0	0	0	No string of 1s in sight
0	0	1	0	1	End of a string of 1s
0	1	0	1	-1	Isolated 1 in x
0	1	1	1	0	End of a string of 1s
1	0	0	-1	0	Beginning of a string of 1s
1	0	1	-1	1	End one string, begin new string
1	1	0	0	-1	Beginning of a string of 1s
1	1	1	0	0	Continuation of string of 1s




Radix-4 Multipliers

 Booth's recoding is fully paralleled and carry-free




- non0: 1 bit to distinguish 0 from nonzero digits
- neg: 1 bit to show the sign of nonzero digit
- two: 1 bit to show the magnitude of nonzero digit






- Carry-save adders (CSA) can be used to reduce the number of addition cycles as well as to make each cycle faster
- A row of binary FA is used as a mechanism to reduce three numbers to two numbers, rather than finding a single "sum"






Wallace and Dadda trees

- Wallace's strategy is to combine the partial product bits at the earliest opportunity, which leads to the fastest possible design
- With Dadda's method, combining takes place as late as possible and usually leads to simpler CSA tree and a wider CPA






- A carry-save adder tree can reduce n binary numbers to two numbers having the same sum in O(log n) levels
- As an example, this CSA tree, reduces seven k-bit operands to two (k+2)-bit operands
- Not necessarily all the operands have the same alignment






- Radix-4 multiplication without Booth's recoding can be implemented by using a CSA to handle the 3a multiple
- The drawback is that the add time is slightly increased, since the CSA overhead is paid in every cycle, regardless of whether 3a is actually needed



New cumulative partial product




- CSA can be put to better use for reducing the addition time by keeping the cumulative partial product in stored-carry form
- As the three values that form the next cumulative partial product are added, one bit of the final product is obtained and shifted into the lower half of the register. This eliminates the need for carry propagation in all but the final addition






 The previous CSA-based design can be combined with radix-4 Booth's recoding to reduce the number of cycles by 50%, while also making each cycle considerably faster






- In the Booth recoding logic and multiple selection circuit, the sign of each multiple must be incorporated in the multiple itself, rather than as a signal that controls addition/subtraction
- This configuration can be used for high-radix and parallel multipliers






- This is another way to accommodate the required 3a multiple
- Four numbers (the sum and carry components of the cumulative partial products, x_ia and 2x_{i+1}a) need to be combined, thus necessitating a two-level CSA tree





High-Radix Multipliers

- Now, it is an easy step to visualize a higher-radix multiplier:
 - In radix-2^b multiplication with Booth's recoding, we have to reduce b/2 multiples to 2 using a (b/2+2)-input CSA tree whose other two inputs are taken by the carry-save partial products.
 Without Booth's recoding a (b+2)-input CSA tree would be needed






Tree and Array Multipliers

- Tree, or fully parallel multipliers constitute limiting cases of high-radix multipliers (radix-2^k)
- With a high-performance CSA tree followed by a fast adder, logarithmic time multiplication becomes possible
- The resulting multipliers are expensive, but justifiable, for applications in which multiplication speed is critical
- One-sided CSA trees lead to much slower, but highly regular, structures known as array multipliers that offer higher pipelined throughput than tree multipliers and significantly lower chip area



Full-Tree Multipliers

- In full-tree multipliers, all the k
 multiples of multiplicand are
 produced at once and a k-input CSA
 tree is used
- All the multiples are combined in one pass; the tree does not require feedback links, making pipelining quite feasible







Reduction Tree

- A logarithmic depth reduction tree based on CSA, has an irregular structure that makes its design and layout quite difficult
- Additionally, connections and signal paths of varying lengths lead to logic hazards and signal skew that have implications for both performance and power consumption
- Compared to generic CSA, the only modification required is relative shifting of the operands to be added



Reduction Tree








Alternative Reduction Trees


- A slice of (n;2) counter, when suitably replicated, can perform the function of the reduction tree
- Using counters assures us that all outputs are produced after the same number of full-adder delays
- The structure can be replicated to form an n-input reduction tree of desired width. Such balanced-delay trees are quite suitable for VLSI implementation of parallel multipliers





Alternative Reduction Trees

- Another alternative is using a module that reduces four numbers to two as the basic building block
- Then partial products reduction trees can be structured as binary trees that possess a recursive structure, making them more regular and easier to layout






Tree multipliers for signed numbers

 In multiplying 2's-complement numbers directly, partial products are signed numbers

 To avoid having to deal with negatively weighted bits, an efficient method offered by Baug and Wooley:


$$-x_0 = \overline{x}_0 - 1$$





Array Multipliers


- A tree multiplier, with a one-sided reduction tree and a ripple-carry final adder is called an array multiplier
- an array multiplier is very regular in its structure and uses only short wires that go from one FA to adjacent FA
- It has a very simple and efficient layout in VLSI and can be easily and efficiently pipelined





Array Multipliers


- Sum outputs are connected diagonally, while the carry outputs are linked vertically, except in the last row, where they are chained from right to left
- Baugh and Wooley method can be easily applied to array multiplier for 2's-complement multiplication





Pipelined Tree and Array Multipliers


- X_i inputs are delayed through the insertion of latches in their paths and the product emerges with a latency of 2k-1 cycles
- FA blocks used are assumed to have output latches for both sum and carry
- The final ripple-carry adder has been pipelined as well





Divide and Conquer Design


- A 2b×2b multiplier can be synthesized using b×b multiplier
- Although there are four partial products, only three values need to be added
- 2b×2b multiplication has been reduced to 4 b×b multiplications and a three-operand addition





Divide and Conquer Design

 For 2b×2b multiplication one can use b-bit adders exclusively to accumulate the partial products






Additive Multiply Modules (AMMs)

- In certain computations, multiplications are commonly followed by additions. In such cases, implementing a multiply-add unit to compute p=ax+y might be cost effective. Furthermore, AMMs can be used as building blocks for multipliers
- In a b×c AMM:

$$(2^{b}-1)(2^{c}-1)+(2^{b}-1)+(2^{c}-1)=2^{b+c}-1$$

 The cost of a 4×2 AMM is less than the combined costs of a 4×2 multiplier and a 4bit adder




Inputs marked with an asterisk carry 0s



Bit-Serial Multipliers

- Bit-serial arithmetic is attractive in view of its smaller pin count, reduced wire length, and lower floor space requirements in VLSI
- The compactness of the design may allow it to run a bit-serial multiplier at a high enough clock rate to make it competitive with much more complex designs with regard to speed







Bit-Serial Multipliers


 For a latency-free multiplier, the relationship between the output and inputs are written in the form of a recurrence:

$$\begin{split} &a^{(0)} {=} a_0 \ , \ a^{(1)} {=} (a_1 a_0)_2 \ , \ \dots \ , \ a^{(i)} {=} 2^i a_i {+} a^{(i{-}1)} \\ &p^{(i)} {=} 2^{{-}(i{+}1)} \ a^{(i)} \ x^{(i)} \ , \\ &2p^{(i)} {=} p^{(i{-}1)} {+} a_i x^{(i{-}1)} {+} x_i a^{(i{-}1)} {+} 2^i a_i x_i \end{split}$$

A (5;3) counter can be used as an adder, if p⁽ⁱ⁻¹⁾ is stored in double-carry-save form











Modular Multipliers

- A modular multiplier is one that produces the product of two (unsigned) integers modulo some fixed constant m. The two special cases of m=2^b and m=2^b-1 are simpler to deal with
- If the partial products are accumulated through carry-save addition,
 - for m=2^b, the output carry in position
 b-1 is ignored
 - for m=2^b-1, the carry out of position
 b-1 is combined with bits in column 0








Modular Multipliers

- Similar techniques can be used to handle modular multiplication in the general case
- As an example, a modulo-13 multiplier can be designed by using identities:

16=3 mod 13
$$3 \rightarrow 2+1$$

$$32=6 \mod 13 \qquad 6 \to 4+2$$

$$64=12 \mod 13 \quad 12 \rightarrow 8+4$$





Squaring

 Any standard or modular multiplier can be used for computing p=x² if both inputs are connected to x

			×	X ₄ X ₄	X ₃ X ₃	X ₂ X ₂	X ₁ X ₁	x ₀ x ₀
				X ₄ X ₀	$\mathbf{x}_3\mathbf{x}_0$	$\mathbf{x}_2\mathbf{x}_0$	X ₁ X ₀	x_0x_0
			$\mathbf{X_4X_1}$	$\mathbf{X}_{3}\mathbf{X}_{1}$	$\mathbf{X}_2\mathbf{X}_1$	$\mathbf{X}_1\mathbf{X}_1$	X_0X_1	Reduce to x ₀
		$\mathbf{X_4X_2}$	$\mathbf{X}_{3}\mathbf{X}_{2}$	$\mathbf{X}_2\mathbf{X}_2$	$\mathbf{X}_1\mathbf{X}_2$	$\mathbf{X}_0\mathbf{X}_2$	Move to next	
	$\mathbf{X_4X_3}$	X_3X_3	$\mathbf{X}_2\mathbf{X}_3$	$\mathbf{X}_1\mathbf{X}_3$	$\mathbf{X}_0\mathbf{X}_3$		column	
X_4X_4	X_3X_4	$\mathbf{X}_2\mathbf{X}_4$	X_1X_4	$\mathbf{X}_0\mathbf{X}_4$				

- A special-purpose k-bit square?;
 if built in hardware, will be
 significantly lower in cost and
 delay than a k×k multiplier
 - $X_i X_i \rightarrow X_i$
 - $x_i x_j + x_j x_i \rightarrow 2x_i x_j$

					X ₄	X ₃	X ₂	X ₁	\mathbf{x}_0
				×	X_4	\mathbf{x}_3	X_2	\mathbf{x}_1	\mathbf{x}_0
	X ₄ X ₃ X ₄	X ₄ X ₂	X ₄ X ₁ X ₃ X ₂ X ₃		X ₃ X ₀ X ₂ X ₁ X ₂		x ₁ x ₀ x ₁		
p ₉	p ₈	p ₇	p ₆	p ₅	p ₄	p ₃	p ₂	p ₁	p ₀



Conclusion

- The classic shift/add multiplication schemes and their implementation have been examined
- There are two ways to speed up the underlying multi-operand addition; reducing the number of operands leads to high-radix multipliers, and devising hardware multi-operand adders that minimize the latency and/or maximize the throughput leads to tree and array multipliers
- Cost, VLSI area, and pin limitations favor bit-serial designs, while the desire to use available building blocks leads to designs based on Additive Multiply Modules (AMMs)
- Finally, the special case of squaring was of interest, as it leads to considerable simplification



Questions and Comments