

# A Current-Mode DRAM for CVNS



***Report of A Work In Progress***

***Golnar Khodabandehloo***

***Dr. M. Ahmadi***

***Dr. M. Mir***

***June 13, 2008***

# Outline

2

- Motivation
- CVNS
  - Introduction
  - Digit Generation
  - Error Correction
- Current-Mode DRAM
  - Introduction
  - Storage Cell
- DRAM for CVNS
  - Circuits, Simulations results
    - XOR
    - D-Latch
    - CVNS to Binary
    - Binary to CVNS
    - Refresh Circuit
- Future Work

# Motivation

3

- Memory Design
  - Compactness
  - More than 1 bit storage on each cell
  - Low refreshing rate
  - Fast read/write
- CVNS, a potential candidate

# Introduction to CVNS

4

- Continuous Valued Number System
- Non-integer modular arithmetic with positive radix
- Uses classical analog circuits for implementation
- Analog arithmetic advantages
  - High Speed
  - Limited interconnections
  - Reduced Area
  - Reduced system and cross-talk noise
- Allows for arbitrary accuracy of arithmetic circuits



# Digit Generation in CVNS

5

## ➤ Cascade Digit Generation

Calculates the radix- $B$  CVNS digits in serial, starting from MID

## ➤ Modular Digit Generation




# Digit Generation in CVNS

6

## ➤ Cascade Digit Generation

## ➤ Modular Digit Generation

Computes all of the radix-  $B$  CVNS digits in parallel, independent of each other



$$(\alpha) \bmod \beta = \alpha - \beta \lfloor \alpha / \beta \rfloor$$

# Error Correction in CVNS

7

- Digit Recovering
  - Chain-like relationship between digits (overlap)
- Reverse Evolution (RE) Method
  - Increases the accuracy of analog digits
  - A sequential process

# Error Correction in CVNS (Cont.)

8

## ➤ RE method

$((a))_i$  (original digit)  $k \leq i \leq n$

↳  $((a'))_i$  (errored digit)  $= ((a))_i + \varepsilon_i$

↳  $[[((a'))_i]_R = [((a'))_i - ((a''))_{i-1} / B]_R \bmod^+ B \quad ((a'))_i \geq 0$   
 $[[((a'))_i]_R = [((a'))_i - ((a''))_{i-1} / B]_R \bmod^- B \quad ((a'))_i < 0$

↳  $((a))''_i$  (corrected digit)  $= \begin{cases} [[((a'))_i]_R + ((a''))_{i-1} / B & i > K \\ ((a'))_i & i = K \end{cases}$

-  $(a) \bmod^+ B = (a \bmod B + B) \bmod B \quad 0 \leq (a) \bmod^+ B < B$


-  $(a) \bmod^- B = (a \bmod B - B) \bmod B \quad -B < (a) \bmod^- B \leq B$



# Error Correction in CVNS (Cont.)

9

- Example for a random value;  $a = 9.9845$ ,  $B = 10$ ,  $\text{error} = \pm 0.4$



# Introduction to Current-Mode DRAM



10

- Dynamic Random Access Memory
  - Memory cells requiring constant refreshing
    - Capacitor
    - Transistor
  
- Current-Mode DRAM
  - Fast sensing speed for the stored values
  - Capability of operating at lower power supply voltages

# Storage Cell in Current-Mode DRAM

11


## ➤ Current Copier Cell as a Storage Element



# Current-Mode DRAM for CVNS

12

## ➤ Correction Using CVNS



# Current-Mode DRAM for CVNS (Cont.)

13


## ➤ Block Diagram

### ➤ Synchronous

- Less number of switches
- More fault

### ➤ Asynchronous

- Faster
- More switches
- Better correction



# XOR

14

➤ Circuit



➤ Simulation



# D-Latch

15

- Circuit
- Simulation Result




# Binary To CVNS

16

➤ Circuit

➤ Sim







# Binary To CVNS (for 4-bit)

17

➤ Circuit


➤ Simulation Results



# CVNS To Binary

18



## ➤ Circuit




# CVNS To Binary (for 4-bit)

19

## ➤ Circuit



## ➤ Simulated Circuit



# Refresh Circuit (Cont.)

21


## ➤ Simulation Result

Current-In

Current-Out

$V_C$

Corrected-Current



B<sub>3</sub>

B<sub>2</sub>

B<sub>1</sub>

B<sub>0</sub>

XOR

# Future Work

22

- Extend for 16-bit
- Draw the Layout

