

TFT LCD Specification

Model Name: TD028TTEC1

Customer Signature				
Date				



Table of Contents

No.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	7
5	Electrical Characteristics	7
6	Block Diagram	9
7	Timing Chart	10
8	Power On/Off Sequence	13
9	Serial Interface	14
10	Optical Characteristics	18
11	Reliability	22
12	Handling Cautions	23
13	Mechanical Drawing	26
14	Packing Drawing	28



Record of Reversion

Rev	Issued Date	Description			
1.00	July 11, 2007	New create.			
1.10	Aug. 22,2007	Page 18 : Add Response Time Max. value			
		Page 20 : Add Note 10-2			
1.20	Oct.3,2007	Page 27: Modify Mechanical Drawing			

Page: 3/28



1 FEATURES

The 2.8 inch (real 2.83 inch) LCD module is the Transmissive active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and COG design are built on the panel. Highly integrated LCD module includes backlight and TFT LCD panel with minimal external circuits and components required.

2 GENERAL SPECIFICATION

l	tem	Description	Unit
Display Size (Diagona	ıl)	2.8 inch (real 2.83 inch)	-
Display Type		Transmissive	-
Active Area (HxV)		43.2 X 57.6	mm
Number of Dots (HxV)		480 x RGB x 640	dot
Dot Pitch (HxV)		0.03 X 0.09	mm
Color Arrangement		RGB Stripe	-
Color Numbers		262,144 (18 bits)	-
Outline Dimension (H	xVxT)	52.9x73.7x3.21 (max 3.5 ; FPC	mm
		excluded)	
Shipment Type		cog	
Brightness		200	nits
NTSC		70	%
White Chromaticity (x	y) (Light On)	(0.31,0.33)	
Response Time		20	msec
Viewing Angle (Light (On) (R/U/L/D)	55/55/55/50 @CR>10	
Gray Scale Inversion	Direction	12 o'clock	
Contrast Ratio (Light	On)	300:1	
Operation Temperature		-20~60	$^{\circ}$ C
Storage Temperature		-30~70	$^{\circ}\!\mathbb{C}$
Interface		Parallel RGB	
Weight		25+/-3	g
Damasa	LCD Panel + System	50 (typ. Color Bar)	
Power consumption	Backlight	305.9 (Typ, I _F = 23mA)	— mW



3 INPUT/OUTPUT TERMINALS

3.1 TFT LCD Module

Recommend connector:

Compatible with Hirose FH23-39S-0.3SHW(05)

PIN No.	P/I/O	Symbol	Descriptions	Remark
1	Р	LED+	B/L LED Anode	
2	Р	LED-	B/L LED Cathode	
3	Р	VDDIO	Power supply for I/O logic	
4	Р	VDC	Power supply for analog	
5	Р	VSS	GND	
6	0	YU	T/P terminal (Y-Upper)	
7	0	XL	T/P terminal (X-Left)	
8	0	YL	T/P terminal (Y-Lower)	
9	0	XR	T/P terminal (X-Right)	
10	I	xcs	Serial interface chip select	
11	I/O	DIN	Serial interface data input/output	
12	Р	VSS	GND	
13	I	SCL	Serial interface clock input	
14		NC	NC pin	
15	I	XRES	Reset (low active)	
16	I	B0	BLUE signal 0(LSB) (ID2)	Pull Down-10K ohm
17	I	B1	BLUE signal 1	
18	I	B2	BLUE signal 2	
19	I	B3	BLUE signal 3	
20	I	B4	BLUE signal 4	
21	I	B5	BLUE signal 5 (MSB)	
22	I	G0	GREEN signal 0(LSB) (ID1)	Pull Down-10K ohm
23	I	G1	GREEN signal 1	
24	I	G2	GREEN signal 2	
25	I	G3	GREEN signal 3	
26	I	G4	GREEN signal 4	
27	I	G5	GREEN signal 5 (MSB)	
28	I	R0	RED signal 0 (LSB) (ID0)	Pull Down-10K ohm
29	I	R1	RED signal 1	
30	I	R2	RED signal 2	
31	I	R3	RED signal 3	



1	
1	nn
	PU

32	I	R4	RED signal 4	
33	I	R5	RED signal 5 (MSB)	
34	Р	VSS	GND	
35	I	PCLK	Clock signal for Display Data	
36	Р	VSS	GND	
37	I	VSYNC	Vertical synchronous for Display DATA	
38	I	HSYNC	Horizontal synchronous for Display DATA	
39	I	DE	Enable signal for Display	

3.2 Touch Panel Pin

Touch Panel Pin	Module Pin	Symbol	Description	Remark	
1	9	XR	Touch Panel Right Side		
2	8	YL	Touch Panel Lower Side		
3	7	XL	Touch Panel Left Side		
4	6	YU	YU Touch Panel Upper Side		

Page: 6/28



4 ABSOLUTE MAXIMUM RATINGS

GND=0V

Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDDIO	-0.3	+6.5	V	
Analog Supply Voltage	VDC	-0.3	+6.5	V	
Maximum aupply valtage	V _{IN}	-0.3	VDDIO+0.3	V	
Maximum supply voltage	V _{OUT}	-0.3	VDDIO+0.3	V	
Touch Panel Operation Voltage	V_{Touch}	-	5.0	V	
Backlight LED forward Voltage	V _F	-	4	V	
Backlight LED reverse Voltage	V_{R}	-	5	V	
Backlight LED forward current	1		30	mΛ	Note 2
(Ta=25°ℂ)	l _F	-	30	mA	Note 2
Operating Temperature	Topr	-10	60	$^{\circ}\!\mathbb{C}$	
Storage Temperature	Tstg	-20	70	$^{\circ}\!\mathbb{C}$	

Note 1. Reference voltages must satisfy the following relationship: $VDC \ge VDDIO$.

5 ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

Ta=25°C

Item	Item Symbol		TYP	MAX	Unit	Remark
Supply Voltage	VDDIO	+1.7	+3.0	+3.3	V	
Supply voltage	VDC	+2.8	+3.0	+3.3	٧	
Input Voltage	VIL	VSS	_	0.3VDDIO	٧	Note 1
input voitage	VIH	0.7VDDIO	_	VDDIO	V	
Output Voltage	VOL		_	0.2VDDIO	٧	DIN/DOUT
Output voltage	VOH	0.8VDDIO	_	VDDIO	<	DIIV/DOOT
long at Commont	I _{IL}	-10	_	_	uA	Note 2
Input Current	I _{IH}	_	-	10	uA	
Supply Current	I _{DDIO}	_	40	50	uA	Note 3
опрріу Сипепі	I _{DC}	=	15	20	mA	NOIE 3
Power consumption	Power	_	50	60	mW	Note 3,4

Note 1: Related pins: VSYNC, HSYNC, DE, PCLK, XRES, XCS, SCL, DIN, and PD0-17

Note 2: The supply current specification is measured at the line inversion test pattern (Color bar vertical as the diagram shown below).

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.





Note 3: Base on VDDIO=3.0V, VDC=3.0V

Note 4: LCD Panel + Driver IC

5.2 Driving Backlight Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	23		mA	LED/Part
LED Life Time	-	-	10000	-	Hr	I _F : 20mA
Forward Current Voltage	V _F	-	13.3	16	V	I _F : 23mA ,LED/Part

Note: Backtlight driving circuit is recommend as the fix current circuit.

5.3 Driving Touch Panel (Analog Resistance Type)


Ta=25°C

Item	Symbol	MIN	TYP	МАХ	Unit	Remark
Resistor between terminals (XR-XL)	Rx	250	-	950	Ω	
Resistor between terminals (YU-YL)	Ry	250	-	950	Ω	
Operation Voltage	V_{Touch}	-	2.5	-	V	DC
Line Linearity (X direction)	-	-1.5	-	+1.5	%	- Note
Line Linearity (Y direction)	-	-1.5	-	+1.5	%	Note
Chattering	-	-	10	-	ms	
Surface Hardness	-	3	-	-	Н	JIS K 5600
Minimum tension for detecting	-	-	-	80	g	
Insulation Resistance	Ri	20	-	-	ΜΩ	At DC 25V

Note: The minimum test force is 80 g.

Page: 8/28






Page: 9/28



7.1 Display Timing

Display	Davamatav	Symbol	Conditions		I India		
Mode	Parameter		Conditions	MIN	TYP	MAX	Unit
	Vertical cycle	VP		648	_	_	Line
	Vertical data start	VDS	VS+VBP	4	_	_	Line
	Vertical Sync Pulse width	VS		2	_	_	Line
	Vertical front porch	VFP		4	_	_	Line
	Vertical Back porch	VBP		2	_	_	Line
	Vertical blanking period	VBL	VS+VBP+VFP	8	_	_	Line
	Vertical active area	VDISP		640	_	_	Line
Normal	Horizontal cycle	HP		520	_	_	dot
	Horizontal front porch	HFP		24	_	_	dot
	Horizontal Sync Pulse width	HS		8	_	_	dot
	Horizontal Back porch	HBP		8	_	_	dot
	Horizontal Data start	HDS	HS+HBP	16	_	_	dot
	Horizontal active area	HDISP		480	_	_	dot
	Ola ali fua sirra ari	fclk		22	_	_	MHz
	Clock frequency	tclk		45	_	_	nS

7.2 Input Timing Chart




Page: 10/28

Invalid Data



RGB[5:0]




Note: The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

D1 D2 D3

7.3 Setup / Hold Timing Chart

Invalid Data



Page: 11/28



7.4 AC Characteristics:

Parameter	Symbol	Conditions		Unit		
Parameter	Зушьог	Conditions	MIN	TYP	MAX	Offic
VSYNC Setup time	VSSU		15	_	_	ns
VSYNC Hold time	VSHO		15	_	_	ns
HSYNC Setup time	HSSU		15	_	_	ns
HSYNC Hold time	HSHO		15	_	_	ns
VSYNC-HSYNC Falling edge	HVPD		0	_	_	ns
PCLK cycle time	PCLKCYC		40	_	_	ns
Clock "L" pulse width	PCLKL		15	_	_	ns
Clock "H" pulse width	PCLKH		15	_	_	ns
DE setup time	ESU		15	_	_	ns
DE Hold time	EHO		15	_	_	ns
Data setup time	DSU		15	_	_	ns
Data Hold time	DHO		15	_	_	ns

Note 1: Input signal rise/fall time: tr, tf ≤ 5 ns


Note 2: The threshold voltage of input signal: VIH = 0.7xVDDIO, VIL = 0.3xVDDIO

Page: 12/28




8 POWER ON/OFF SEQUENCE

Power on sequence



Power off sequence



Characteristics	Symbol	Conditions	Min	Тур.	Max	Unit
Power on reset time	tpor	_	1	_	_	ms
Reset release time (Reset H - CMD)	tpos	_	20	_	_	ms
CMD – Input timing time	tpot	_	10	_	_	ms
Sleep mode release time	tpoc	_	250	_	_	ms
XRES – VDC power off time	tpof	_	1	_	_	ms

Note 1 To avoid image retention , please input white image for two frame before power off.

The information contained herein is the exclusive property of TPO Displays Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corporation.

Page: 13/28




9 SERIAL INTERFACE

The LCM support the 3-Wire serial interface to set internal register. Read/Write bit D/C, Serial address D7 to D0 (DIN) and serial data D7 to D0 (DOUT) are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

9.1 Serial Interface Signal Timing Chart

a) Command write instruction

While the XCS signal is low, a zero detected in the DIN signal causes the serial interface controller to recognize the next SCL rising edge as D7 of a command and start fetching data. In the input data, MSB = D7 and LSB = D0. Once the LSB of the command has been input, the serial interface controller expects either a command or parameter data according to the rising edge. If D/C = high, it recognizes the data the host transmits next as a parameter. If D/C = low, it recognizes the next data as a command.




b) Status read

The JBT6K78-AS(PI) allows the host to issue a request (status read instruction) to retrieve the internal chip status and ID information. Status data and ID information are output on the rising edge of SCL. After reading status data and ID information, the host can enable the next command transfer by driving XCS high temporarily and then back low. Note that the status read protocol varies with the operation command type.


Page: 14/28



For the 8 bits long operation command (06, 07, 08h, and 0Ah to 0Eh)



For the 16 or more bits long operation command (04,09h, and EBh)




Page: 15/28




Transfer out of rule

Example of introducing conventions for transferring the XCS signal in units of 8 bits



In the above example of transfer for the JBT6K74-21AS, an operation code is specified in the command area configured when D/C = 0. In this case, the internal command register accepts only the data of the parameter assigned by the operation code, with excess data invalidated in the valid XCS period. If the valid XCS period is fixed, however, the following status is set up.

Example) When XCS = 32 bits, and DIN = 9 bits (command) + (1 bit (D/C) + 8 bits (parameter))



Note: In the above example, the 32-bit XCS signal is valid and fixed. This also applies to 16- or 24-bit applications.

You should note the following points.

- For consecutive command transfer, if data is transferred in the invalid-data period in the above example and the
 transfer doesn't finish in the valid XCS period, the data transfer is interrupted by the break or pause function. In
 this case, you resend data according to rules covered in paragraph c), "Data recovery after transfer interruption
 or suspension."
- With transfer restrictions (for example, a XCS signal format is set) or with other restrictions, you should prevent trouble by driving the XCS signal high for each command.


The information contained herein is the exclusive property of TPO Displays Corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of TPO Displays Corporation.

Page: 16/28



9.2 Serial Interface and Reset Waveform

Serial Interface



Serial interface and Reset							
	Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Clock cycle	tscyc	_	100	_	=	ns
	SCL "H" Period	tshw	_	35	_	_	ns
Write mode	SCL "L" Period	tslw	_	35	_	_	ns
	Data Set-up Time	tsds	_	20	_	_	ns
	Data Hold Time	tsdh	_	20	_	_	ns
	Clock cycle	tscyc		150	_	_	us
	SCL "H" Period	tshw		60	_	_	ns
Read mode	SCL "L" Period	tslw	_	60	_	_	ns
	Output Data Delay Time	tacc			_	120	ns
	Output Data Hold Time	toh	_	15	_	50	ns
XCS "L" cancel time		tscc	_	20	_	_	ns
XCS "H" pulse width		tchw	_	40			ns
XCS signal setup time		tcss	_	30	_	_	ns
XCS signal hold time		tcsh	_	35	_	_	ns

Note 1: Input signal rise/fall time: tr, tf \leq 15 ns

Note 2: The threshold voltage of input signal: VIH = 0.8xVDDIO, VIL = 0.2xVDDIO

Page: 17/28



10 OPTICAL CHARACTERISTIC

10.1 Optical Specification

10.1.1 Backlight On

Ta=25°C

Item	Symbo	ı	Condition	MIN	TYP	MAX	Unit	Remarks
	Θ11(R) Θ12(L) Θ21(U) Θ22(D)			50	55	-	-Degree	Note 10-1
Maria da manara			CR ≥ 10	50	55	-		
Viewing Angles			CH 2 10	50	55	-		
				45	50	-		
Response Time	Tr+Tf		Θ=0°	-	20	30	ms	Note 10-3
Contrast Ratio	CR		Θ=0°	250	300	-	-	Note 10-4
Luminance	L		Θ=0° I _F =TBD	165	200	-	nits	Note 10-5
NTSC	-		-	60	65	-	%	Note 10-2
Uniformity	-		-	75	80	-	%	Note 10-6
	Red	Х		0.577	0.627	0.677		
	neu	у		0.305	0.355	0.405		
	Green	х		0.253	0.303	0.353		
Chromaticity	Green	у	Θ=0°	0.562 0.612	0.612	0.662		Note 10-7
	Blue x	х	Ð=0°	0.093	0.143	0.193	_	
			0.013	0.063	0.113			
	White	Х		0.250	0.300	0.350		
	vviiite	у		0.263	0.313	0.363		

10.2 Basic Measure Condition

(1) Driving voltage

VDD= 12.0V, VEE=-6.5V

(2) Ambient temperature: Ta=25°C


(3) Testing point: measure in the display center point and the test angle $\Theta = 0^{\circ}$

(4) Testing Facility: Environmental illumination: ≤1 Lux


A. System A (DMS 900 series)

Page: 18/28






B. System B (DMS 900 series)




C. System C (BM5A)



Note 10-1: Viewing angle diagrams (Measure System A)

Page: 19/28






Note 10-2: NTSC (Measure System A_ Spectrum meter)

NTSC =
$$100 \times \frac{\left| R_x G_y + G_x B_y + B_x R_y - G_x R_y - B_x G_y - R_x B_y \right|}{2 \times 0.1582} \%$$

 $R(R_x, R_y) = G(G_x, G_y) = B(B_x, B_y)$

Note 10-3: Definition of response time: (Measure System C)



Note 10-4: Contrast Ratio in back light on (Measure System A)

Contrast Ration is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 10-5: Luminance: (Measure System A_ Spectrum meter)




Test Point: Display Center

Note 10-6: Uniformity (Measure System C)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:

Uniformity = $\frac{\text{The minimum luminance among 9 points}}{\text{The maximum luminance among 9 points}}$



Note 10-7: White chromaticity as back light on and NTSC (Measure System A_Spectrum)

Page: 21/28



No	Test Item	Condition		
1	High Temperature Operation	Ta=+60°C, 240hrs		
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs		
3	Low Temperature Operation	Ta=-20°C, 240hrs		
4	High Temperature Storage (non-operation)	Ta=+70°C, 240hrs		
5	Low Temperature Storage (non-operation)	Ta=-30°ℂ, 240hrs		
6	Thermal Shock (non-operation)	-20°C (30min) ← → +70°C (30min), 50 cycles		
		C=150pF, R=330 Ω;		
7	Surface Discharge (non-operation)	Discharge: Air: ±15kV; Contact: ±8kV		
		5 times / Point; 5 Points / Panel		
		Frequency: 10~55Hz; Amplitude: 1.5mm		
8	Vibration (non-operation)	Sweep Time: 11min		
		Test Time: 2 hrs for each direction of X, Y, Z		
9	Shock (non-operation)	Acceleration: 100G; Period: 6ms		
9	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Three times		
		Hit 1,000,000 times with a silicon rubber of R8		
10	Pin Activation Test (Touch Panel)	HS 60.		
10		Hitting Force: 250g		
		Hitting Speed: 3 time/sec		
	Writing Friction Resistance Test	Hit 100,000 times		
		Pen: 0.8R Polyacetal stylus		
11		Load: 250g		
	(10don Lanel)	Speed: 3 Strokes/sec		
		Stroke: 35mm		

Page: 22/28



12.1 ESD (Electrical Static Discharge) Strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy. In handling LCD panel, please wear gloves with non-charged material. Using the conduction ring connects wrist to the earth and the conducting shoes to the earth necessary is:

- (1) The machine and working table for the panel should have ESD protection strategy.
- (2) In handling the panel, ionized airflow decreases the charge in the environment is necessary.
- (3) In the process of assemble the module, shield case should connect to the ground.

12.2 Environment

- (1) Working environment of the panel should be in the clean room.
- (2) Because touch panel has protective film on the surface, please remove the protection film slowly with ionized air to prevent the electrostatic discharge.

12.3 Touch Panel

- (1) The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by finger. Do not put any heavy stuff on it.
- (2) When any dust or stain is observed on a film surface, clean it using a glass lens cleaner for something similar.

12.4 Others

- (1) Turn off the power supply before connecting and disconnecting signal input cable.
- (2) Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- (3) Water drop on the surface or condensation as panel power on will corrode panel electrode.
- (4) As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- (5) In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible.

12.5 Design Notes on Touch Panel

- (1) Explanation of each boundary of touch panel Boundary of Double-sided adhesive: Electrically detectable within this zone. When holding the touch panel by housing, it needs to be held at outside of this zone. Film is supported by double-sided adhesive tape.
- (2) Viewing area

 Cosmetic inspection to be done for this area. This area is set as inside of boundary of double-sided

Page: 23/28



adhesive with tolerance.


- (3) Boundary of transparent insulation
 - a. Purpose is to "Help" to secure insulation.
 - b. Electrical insulation on this area is not guaranteed.
 - c. We do recommend not to hold this area by something like housing or gasket.


(4) Active area

- a. This area is where the performance is guaranteed.
- b. This area set as 2.3mm inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.



There is some possibility to damage to ITO







(5) Housing and Touch Panel

- a. Please have clearance between the side of touch panel and any conductive material such as metal frame (Drawing.1). Transparent electrode exists on glass of touch panel from end to end.
- b. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause the malfunction.





Page: 25/28





Note:

- 1.Please design the bezel not to contact with the T/P upper electrode film. Otherwise, T/P may input incorrectly by giving the force to the bezel, and we recommend using the bezel material which is hard to bend.
- 2. The tolerance of module height is excluded warp of the shield case and the FPC.
- 3.Please design the bezel cushion within the T/P double tape area.
- 4. The dimension without tolerance is for reference only.
- 5.Recommend connector: FH23-39S-0.3SHW(05), HIROSE

Page: 26/28








Page: 27/28



14 PACKING DRAWING



- 2.8" module (TD028TTEC1) delivery packing method
- (1). Module packed into tray cavity (with Module display face down).
- (2). Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit. 2pcs desiccant put above the empty tray
- (3). Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- (4). Put 1pc cardboard inside the carton bottom, and then pack the package unit into the carton. Put 1pc cardboard above the package unit.
- (5). Carton tapping with adhesive tape.

Page: 28/28