WEEK 3: PART 1

BY: SAKSHAM RAO

EXPLORE THE FOLDERS:

```
cd VSDBabySoC
VSDBabySoC on 7 main
) ls -1
total 84
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 images
-rw-rw-r-- 1 srao srao 11357 Sep 28 23:22 LICENSE
-rw-rw-r-- 1 srao srao 6583 Sep 28 23:22 Makefile
drwxrwxr-x 5 srao srao 4096 Sep 28 23:48 output
-rw-rw-r-- 1 srao srao 49350 Sep 28 23:22 README.md
drwxrwxr-x 11 srao srao 4096 Sep 28 23:22 src
VSDBabySoC on 7 main
) cd src
VSDBabySoC/src on / main
) ls -1
total 36
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 gds
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 gls_model
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 include
drwxrwxr-x 4 srao srao 4096 Sep 28 23:22 layout_conf
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 lef
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 lib
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 module
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 script
drwxrwxr-x 2 srao srao 4096 Sep 28 23:22 sdc
VSDBabySoC/src on / main
) cd module
VSDBabySoC/src/module on / main via V
) ls -1
total 44
-rw-rw-r-- 1 srao srao 1122 Sep 28 23:22 avsddac.v
-rw-rw-r-- 1 srao srao 947 Sep 28 23:22 avsdpll.v
-rw-rw-r-- 1 srao srao  1680 Sep 28 23:22 clk_gate.v
-rw-rw-r-- 1 srao srao 908 Sep 28 23:22 pseudo_rand_gen.sv
-rw-rw-r-- 1 srao srao 3108 Sep 28 23:22 pseudo_rand.sv
-rw-rw-r-- 1 srao srao 10492 Sep 28 23:22 rvmyth.tlv
-rw-rw-r-- 1 srao srao 603 Sep 28 23:22 testbench.rvmyth.post-routing.v
-rwxrwxr-x 1 srao srao 1256 Sep 28 23:22 testbench.v
-rw-rw-r-- 1 srao srao 590 Sep 28 23:22 vsdbabysoc.v
```

COMMANDS TO RUN in VSDBabySOC/src:

```
synth -top vsdbabysoc

dfflibmap -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib

opt

abc -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib -script +strash;scorr;ifraig;retime;{D};strash;dch,-f;map,-M,1,{D}

flatten

setundef -zero

clean -purge

rename -enumerate

stat

write_verilog -noattr ../output/synth/vsdbabysoc.synth.v
```

```
secuting PROC_CLEAN pass (remove empty switches from decision trees) \phi \theta empty switches.
           Executing PROC_ARST pass (detect async resets in pro
                                                                                                                                                                                                                                    Oct 10 19:54
  yosys -- Yosys Open SYnthesis Suite
Copyright (C) 2012 - 2025 Claire Xenia Wolf <claire@yosyshq.com>
Distributed under an ISC-like license, type "license" to see terms
 osys 8.57+148 (git sha1 259bd6fb3, g++ 13.3.8-6ubuntu2~24.84 -fPIC -03)
Executing Verilog-2005 frontend: ./module/vsdbabysoc.v 
rsing Verilog input from `/module/vsdbabysoc.v' to ASI representation 
nerating RILI representation for module `\vsdbabysoc'. 
coessfully finished Verilog frontend.
. Executing Verilog-2005 frontend: ./module/clk.gate.v
arsing Verilog input from `/module/clk.gate.v' to AST representation.
merating RRII representation for module `\clk_gate'.
uccessfully finished Verilog frontend.
. Executing Liberty frontend: ./lib/avsddac.lib
mported 1 cell types from liberty file.
sys> read_liberty -lib ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Executing Liberty frontend: ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib
ported 428 cell types from liberty file.
```

```
yosys> opt
Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rvmyth.
Optimizing module vsdbabysoc.
9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \clk_gate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \rvmyth..
 Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \vsdbabysoc..
 Creating internal representation of \max trees. No muxes found in this module.
Removed 0 multiplexer ports.

    Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).

 Optimizing cells in module \clk_gate.
  Optimizing cells in module \rvmyth.
Optimizing cells in module \rvmyth.
Performed a total of 0 changes.
9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\clk_gate'.
Finding identical cells in module `\rvmyth'.
Finding identical cells in module `\vsdbabysoc'.
Removed a total of 0 cells.
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \clk_gate..
Finding unused cells or wires in module \rvmyth..
Finding unused cells or wires in module \vsdbabysoc..
9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module clk_gate.
Optimizing module rymyth.
Optimizing module vsdbabysoc.
9.9. Finished fast OPT passes. (There is nothing left to do.)
```

```
osys> abc -liberty ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib -script +strash;scorr;ifraig;retime;{D};strash;dch,-f;map,-M,1,{D}

    Executing ABC pass (technology mapping using ABC).

   10.1. Extracting gate netlist of module `\clk_gate' to `<abc-temp-dir>/input.blif'..
Don't call ABC as there is nothing to map.
    10.1.1. Executed ABC.
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Removing temp directory.
Removing temp directory.

18.2. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'.

18.2.1. Executed ABC.
Extracted 5942 gates and 7169 wires to a netlist network with 1225 inputs and 1173 outputs. Running ABC script: abbc-temp-dir>/abc.script
ABC. UB Berkeley. ABC 1.87 (compiled Sep 20 2025 08:89:59)
ABC. abc abc seption of deviations are also as a seption of the sept
      18.2. Extracting gate netlist of module `\rvmyth' to `<abc-temp-dir>/input.blif'..
      yosys> flatten
```

```
Yeaven's flatten

11. Executing FLATTEN pos (flatten design).
Deleting now unused module cik_gets.

Deleting now unused module resyst.

Supprises = disting seringes.

Yeaven's methode = zero

12. Esecuting Elimbit mass (replace undef values with defined constants).

Yeaven's clean = purge
Recoved 370 unused cells and 7570 unused wires.

Yeaven's reneam = mumerate

Yeaven's reneam = mumerate
```

yosys> write_verilog -noattr ../output/synth/vsdbabysoc.synth.v 14. Executing Verilog backend.

14.1. Executing BMUXMAP pass.

14.2. Executing DEMUXMAP pass. Dumping module `\vsdbabysoc'.

yosys>

VSDBabySoC on P main [?]

> inkdir -p output/post_synth_sim

VSDBabySoC on P main [?]
> iverling -o output/post_synth_sim/post_synth_sim.out -DPOST_SYNTH_SIM -DFUNCTIONAL -DUNIT_DELAY-#1 src/module/testbench.v -I src/include -I src/module -I src/gls_model -I output/synth;


VSDBabySoC on P main [?]
> cd output/post_synth_sim

VSDBabySoC/output/post_synth_sim on P main [?]
> ./post_synth_sim.out

VSDBabySoC/output/post_synth_sim.vcd opened for output.

Src/module/testbench.v:63: \$finish called at 84999080 (1ps)

VSDBabySoC/output/post_synth_sim on P main [?] took 2s





THE RESULT FROM WEEK3 part A and WEEK 2 are exactly the same, hence GLS= FUNCTIONAL O/Ps.

WEEK 3: PART 2

BY:SAKSHAM RAO

Static Timing Analysis (STA) – Key Notes

Definition:

STA verifies timing performance of a digital circuit *without simulation* by checking all paths for setup and hold violations using defined clock constraints.

1. Core Concepts

- **Clock Period (Tclk):** Time between active clock edges.
- **Launch Edge:** Clock edge that launches data.
- **Capture Edge:** Clock edge that captures data.
- **Clock Skew:** Difference in clock arrival times.
- **Clock Jitter:** Clock edge variation due to noise.
- **Data Path Delay:** Delay through combinational logic.

2. Setup Check

- **Setup Time (Tsetup):** Data must be stable *before* capture edge.
- Condition:

Data Arrival ≤ Capture Clock - Tsetup

• Setup Slack:

(Clock Period + Capture Clock - Launch Clock) - (Data Delay + Tsetup)

• **Violation:** Slack $< 0 \rightarrow$ path too slow.

3. Hold Check

- **Hold Time (Thold):** Data must stay stable *after* capture edge.
- Condition:

Data Arrival ≥ Capture Clock + Thold

Hold Slack:

(Data Delay + Launch Clock) - (Capture Clock + Thold)

• **Violation:** Slack $< 0 \rightarrow$ path too fast; fix by adding delay.

4. Slack

- Slack = Required Time Arrival Time
 - o Positive → meets timing
 - o Zero → boundary condition
 - o Negative → violation

5. Clock Definitions

- Defined using constraints (create_clock).
- Includes name, period, waveform, and derived clocks.
- Proper clock definition is crucial for accurate STA.

6. Path-Based Analysis

- **Timing Path:** Startpoint → Combinational Logic → Endpoint
 - o Startpoint: Flip-flop/Q or primary input

- o Endpoint: Flip-flop/D or primary output
- Each path is checked for setup and hold independently.
- **Critical Path:** Path with least (most negative) slack; limits clock frequency.

7. Fixing Violations

- **Setup Violation:** Optimize logic, add pipeline, or slow clock.
- Hold Violation: Add buffers or delay cells.

Summary:

STA ensures reliable operation at target frequency by mathematically verifying that all data paths meet setup and hold timing across all clocks.

WEEK 3: PART 3

BY:SAKSHAM RAO

```
mkdir -p output/synth; \
         docker run -it --rm \
                   -v /home/manili/OpenLane:/openLANE_flow \
                   -v /home/manili/OpenLane/pdks:/openLANE_flow/pdks \
                   -v /home/srao/VSDBabySoC:/VSDBabySoC \
                   -e PDK_ROOT=/openLANE_flow/pdks \
                   -u 1000:1000 \
                   efabless/openlane:2021.09.09 03.00.48 \
                   bash -c "cd /VSDBabySoC/src; yosys -s /VSDBabySoC/src/script/yosys.ys | tee ../output/synth/synth.log"; \
mkdir -p output/sta; \
         docker run -it --rm \
                   -v /home/manili/OpenLane:/openLANE_flow \
                   -v /home/manili/OpenLane/pdks:/openLANE_flow/pdks \
                   -v /home/srao/VSDBabySoC:/VSDBabySoC \
                   -e PDK ROOT=/openLANE flow/pdks \
                   -u 1000:1000 \
                   efabless/openlane:2021.09.09 03.00.48 \
                   bash -c "cd /VSDBabySoC/src; sta -exit -threads max /VSDBabySoC/src/script/sta.conf | tee ../output/sta/sta.log"; \
  SDBabySoC on 🎖 main [!?] took 4s
  mkdir -p output/sta; \
        docker run -it --rm \
                -v /home/srao/OpenLane:/openLANE_flow \
                -v /home/srao/OpenLane/pdks:/openLANE_flow/pdks \
                -v /home/srao/VSDBabySoC:/VSDBabySoC \
                -e PDK_ROOT=/openLANE_flow/pdks \
                -u 1000:1000 \
                efabless/openlane:2021.09.09_03.00.48 \
                bash -c "cd /VSDBabySoC/src; sta -exit -threads max /VSDBabySoC/src/script/sta.conf | tee ../output/sta/sta.log"; \
OpenSTA 2.3.0 21ec025dab Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>
This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details.
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: ./lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 1, library sky130_fd_sc_hd__tt_025C_1v80 already exists.
Warning: ./lib/avsdpll.lib line 1, library avsdpll already exists.
Warning: ./lib/avsddac.lib line 1, library avsddac already exists.
Startpoint: _9532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _10034_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
           Time Description
  Delay
   A. AA
           0.00 clock clk (rise edge)
   0.00
           0.00 clock network delay (ideal)
           0.00 ^ _9532_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00
           4.40 ^ _9532_/Q (sky130_fd_sc_hd__dfxtp_1)
   4.48
           9.47 v _8103_/Y (sky130_fd_sc_hd_clkinv_1)
   5.06
          10.01 ^ _8106_/Y (sky130_fd_sc_hd__o211ai_1)
   0.54
          10.01 ^ _10034_/D (sky130_fd_sc_hd__dfxtp_1)
   0.00
          10.01 data arrival time
  11.88
          11.00 clock clk (rise edge)
   0.00
          11.00 clock network delay (ideal)
   0.00
          11.00 clock reconvergence pessimism
          11.00 ^ _10034_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.13
          10.87
                 library setup time
          10.87
                 data required time
          10.87 data required time
         -10.01 data arrival time
           0.86 slack (MET)
```