


Computer Organization lab 2

Information

- Author : 0712238, Yan-Tong Lin, 林彥彤
- Usage : Computer Organization Lab 2 for TF cheng's class
- Due date : 2020/4/20
- Version control : <https://github.com/EazyReal/Computer-Organization-2020>
(<https://github.com/EazyReal/Computer-Organization-2020>)
- Online version of this MD file
 - Computer Organization lab 2 (<https://hackmd.io/8HEfOozyQau8GKq4SUOxQw>)

Architecture design and diagram



- ALU_top is same as the diagram
- Sequential Architecture is adopted as the diagram
- the result[0:31] is renamed as result_t[0:31]
- which is mux with 32-bit 1/0 determined by lt(less than)(1 bit wire)
 - It is a function of src1[31], src2[31], carry[31]
 - It is designed with case by case study

```
assign neq31 = src1[31] ^ ~src2[31]; //a, -b same sign or not
//not same => see result(no overflow possible when adding a, -b)
//same => use a's sign(no need to see substracy res to know)
assign lt = neq31 ? ~carry[31] : src1[31];
//assign res = is_slt ? (lt ? 1 : 0) : res;
assign result = (ALU_control == 4'b0111) ? (lt ? 32'h01 : 32'h00) : result_t;
```

- the mux outcome(determined by ALU_Control) is the new result[0:31]
- then is the desired result and is fed to get zero flag

Detailed description of the implementation

- use **ALU_Control** to set **a_in(a = ~a)**, **b_in**, **opcode** to achieve desired calculations
- **And**
 - $res = a \& b$
 - $cout = 0$
- **Or**
 - $res = a | b$
 - $cout = 0$
- **Nor**
 - $a = \sim a, b = \sim b$
 - $res = a \& b$
 - $cout = 0$
- **Nand**
 - $a = \sim a, b = \sim b$
 - $res = a | b$
 - $cout = 0$
- **Add**
 - $res = a \text{ xor } b \text{ xor } cin$
 - $cout = s_1 s_2 + s_1 cin + s_2 cin$
- **Sub**
 - $b = \sim b + 1$, achieved by $cin[0] = 1$ in control
 - $res = a \text{ xor } b \text{ xor } cin$
 - $cout = s_1 s_2 + s_1 cin + s_2 cin$
- **SLT**
 - set the alu direct result as wire **result_t**
 - final result(output wire) is set to 32bit 1 or 0 determined by $lt(wire)$ when ALU_control is $slt(4'b0111)$
 - Lt calculation:
 - $neq_{31} = src1[31] \text{ xor } src2[31]$

- check whether $a, -b$ is of same sign
- $It = neq31 ? carry[31] : src1[31]$
 - if is of same sign \Rightarrow use one of them as result
 - else \Rightarrow no overflow, use carry in of bit 31 to determine if $a - b$ is negative
- **Flags:**
 - Zero
 - not (or value of 31 bits result)
 - Carry
 - carry out of 31th bit
 - Overflow
 - when $carry\ in \neq carry\ out$ in last bit
 - $overflow = carry[31] \oplus cout$

Implementation results

ALU.v

```

1  /*****
2  Student Name: Yan-Tong Lin
3  Student ID: 0712238
4  Date: 2020/04/20
5  *****/
6
7  `timescale 1ns/1ps
8
9  module alu(
10     rst_n,          // negative reset          (input)
11     src1,           // 32 bits source 1         (input)
12     src2,           // 32 bits source 2         (input)
13     ALU_control,    // 4 bits ALU control input (input)
14     result,         // 32 bits result          (output)
15     zero,           // 1 bit when the output is 0, zero must be set (output)
16     cout,           // 1 bit carry out         (output)
17     overflow        // 1 bit overflow          (output)
18 );
19
20
21 input      rst_n;
22 input [32-1:0] src1;
23 input [32-1:0] src2;
24 input [4-1:0] ALU_control;
25
26 output [32-1:0] result; //output is a wire
27 output      zero;
28 output      cout;
29 output      overflow;
30
31 //tmp result to mux with slt
32 wire [32-1:0] result_t;
33
34 //flag wire
35 wire      zero;
36 wire      cout;
37 wire      overflow;
38
39 //for slt
40 wire      neq31;
41 wire      lt;
42
43 //control
44 reg [1:0] oper;
45 wire [31:0] carry; //carry[i] means carry "for" i th bit, not "of" i th bit
46 reg a_in;
47 reg b_in;
48
49 //2-complement for -b
50 assign carry[0] = (ALU_control==4'b0110)? 1: (ALU_control==4'b0111)? 1: 0; //sub or s
51
52 //ZCY flag
53 assign zero = (result == 0) ? 1 : 0; //implicit nor all output gate!
54 assign overflow = carry[31] ^ cout; //
55 //carry is assigned below
56
57 //slt judge and set value
58 assign neq31 = src1[31] ^ ~src2[31]; //a, -b same sign or not
59 //not same => see result(no overflow possible when adding a, -b)
60 //same => use a's sign(no need to see substracy res to know)
61 assign lt = neq31 ? ~carry[31] : src1[31];
62 //assign res = is_slt ? (lt ? 1 : 0) : res;
63

```

```

63 assign result = (ALU_control == 4'b0111) ? (1'b1 : 32'b0) : result_t;
64
65
66 always@(*)begin
67     if(rst_n==1)begin
68
69         case(ALU_control)
70             4'b0000:begin//And
71                 a_in    <= 0;
72                 b_in    <= 0;
73                 oper    <= 2'b00;//and
74                 end
75             4'b0001:begin//Or
76                 a_in    <= 0;
77                 b_in    <= 0;
78                 oper    <= 2'b01;//or
79                 end
80             4'b0010:begin//Add
81                 a_in    <= 0;
82                 b_in    <= 0;
83                 oper    <= 2'b10;//add
84                 end
85             4'b0110:begin//Sub
86                 a_in    <= 0;
87                 b_in    <= 1;
88                 oper    <= 2'b10;//add
89                 end
90             4'b1100:begin//Nor
91                 a_in    <= 1;
92                 b_in    <= 1;
93                 oper    <= 2'b00;//and
94                 end
95             4'b1101:begin//Nand
96                 a_in    <= 1;
97                 b_in    <= 1;
98                 oper    <= 2'b01;//or
99                 end
100            4'b0111:begin//SLT(set less than)
101                a_in    <= 0;
102                b_in    <= 1;
103                oper    <= 2'b11;//slt
104                end
105            default: ;
106        endcase
107    end
108 end
109
110 //for loop declaration of ALU0-30
111 parameter NBIT = 30;
112 generate
113     genvar i;
114     for (i=0; i<=NBIT; i=i+1)
115     begin: aluarray
116         alu_top alui( .src1(src1[i]), .src2(src2[i]), .A_invert(a_in), .B_invert(b_in),
117                     .cin(carry[i]), .operation(oper), .result(result_t[i)
118     end
119 endgenerate
120
121 //31 diff at cout.
122 alu_top alu31( .src1(src1[31]), .src2(src2[31]), .A_invert(a_in), .B_invert(b_in),
123              .cin(carry[31]), .operation(oper), .result(resi
124
125
126

```

```
---  
127 | endmodule
```

ALU_top.v


```

1  /*****
2  Student Name: Yan-Tong Lin
3  Student ID: 0712238
4  Date: 2020/04/20
5  *****/
6
7  `timescale 1ns/1ps
8
9  module alu_top(
10      src1,        //1 bit source 1 (input)
11      src2,        //1 bit source 2 (input)
12      A_invert,    //1 bit A_invert (input)
13      B_invert,    //1 bit B_invert (input)
14      cin,         //1 bit carry in (input)
15      operation,   //operation      (input)
16      //set,       //1 bit set      (input) signal from alu.v
17      result,      //1 bit result   (output)
18      cout         //1 bit carry out(output)
19  );
20
21  input      src1;
22  input      src2;
23  input      A_invert;
24  input      B_invert;
25  input      cin;
26  input [2-1:0] operation;
27  //input      set;
28
29  output reg result; //can be reassign
30  output reg  cout;
31
32  reg s1, s2;
33
34  always@( * )begin
35
36      s1 = A_invert ? ~src1 : src1;
37      s2 = B_invert ? ~src2 : src2;
38
39      case(operation)
40          2'b00:begin//And
41              result = s1 & s2;
42              cout = 0;
43          end
44
45          2'b01:begin//Or
46              result = s1 | s2;
47              cout = 0;
48          end
49
50          2'b10:begin//Add
51              result = s1 ^ s2 ^ cin;
52              cout = (s1&s2) + (s1&cin) + (s2&cin);
53          end
54
55          2'b11:begin//SLT
56              result = 0;
57              cout = (s1&s2) + (s1&cin) + (s2&cin);
58          end
59      endcase
60
61  end
62
63  endmodule

```


Execution Result

Answer Correct on testbench.v

Library Project Memory List sim alu.v testbench.v alu.v1 testb

Transcript

Loading work.alu
Loading work.alu_top
ModelSim> run -all


* PATTERN RESULT TABLE *

* PATTERN * Result * ZCV *

* Congratulation! All data are correct! *

Correct Count: 9
** Note: \$finish : F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v(146)
Time: 205 ns Iteration: 1 Instance: /testbench
1
Break in Module testbench at F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v line 146
VSIM 35>

Wave



Problems encountered and solutions

- strange for loop bug
 - fixed by checking github version that is not bugged

- still dont know why exactly there was bug

```
//diff at lt, signal if subtraction is negative or same sign(a, -b) and sign(a is neg tive
alu_top alu0( .src1(src1[0]), .src2(src2[0]), .set(lt), .A_invert(a_in), .B_invert(b_in),
               .cin(carry[0]), .operation(oper), .result(result[0]), .cout(carry[1]) );

//for loop declaration of ALU1-30
parameter NBIT = 30;
generate
  genvar i;
  for (i=1; i<=NBIT; i=i+1)
begin u:
  alu_top alui( .src1(src1[i]), .src2(src2[i]), .set(setzero), .A_invert(a_in), .B_invert(b_in),
               .cin(carry[i]), .operation(oper), .result(result[i]), .cout(carry[i+1]) );
end
endgenerate

//diff cout
alu_last alu31( .src1(src1[31]), .src2(src2[31]), .set(setzero), .A_invert(a_in), .B_invert(b_in),
               .cin(carry[30]), .operation(oper), .result(result[31]), .cout(cout) );
```

```

M ...on Lab2/work/alu.v -- Unsuccessful Compile
vlog -work work -stats=none {F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/alu.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr 7 2015
-- Compiling module alu
** Error: (vlog-13069) F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/alu.v(116): near "alu_top": syntax error, unexpected IDENTIFIER, expecting assert or assume or restrict .

```

- the get substract res then set method is bugged
 - after the first execution, program would pass through display and end at testbench line 146.

```
# Building workarea_cop
VSIM12> run -all
# *****
# *                                PATTERN RESULT TABLE                                *
# *****
# * PATTERN *                               Result                               * ZCV *
# *****
# * No. 8 error!                                                                    *
# * Correct result: 00000001             Correct ZCV: 000                      *
# * Your result: 0000000X                Your ZCV: x00                        *
# *****
# KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKK0doodo0
# KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKK0doodo0
# KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKX0doodo0
# KKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKKK0dolx0
```

- fix by using `max(?, syntax)` to choose from `slt` set result and result of subtraction

```

Transcript -
# Loading work.alu
# Loading work.alu_top
ModelSim> run -all
# *****
# *                PATTERN RESULT TABLE                *
# *****
# * PATTERN *                Result                * ZCV *
# *****
# *          Congratulation! All data are correct!          *
# *****
# Correct Count: 9
# ** Note: $finish      : F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v(146)
#    Time: 205 ns  Iteration: 1  Instance: /testbench
# 1
# Break in Module testbench at F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v line 146
V$TIM 15>

```

Lesson learnt

- **Verilog**
 - what is wire, register
 - what is module
 - verilog syntax(case, for loop macro, etc.)
 - It is a **Hardware Description** Language
 - So think like you are **connecting wires**

- **Modelsim**
 - more familiar with the procedure
 - add to project
 - how to compile
 - what is /work, what is library
 - simulate
 - cmds
 - vsim work.testbench
 - run -all
- **Debugging**
 - docs > everything

2020/4/20 TA hours(about 20:00-~21:50)

- these are from TA's words, my conclusion
- begin end as {}
- always + => -> non-blocking
- always + = -> blocking
 - same time => unpredictable
- if(condition) {} => if condition hold
 - if can only be in always
- implicit mux:
 - :?
 - case
 - if
- slt
 - use mux to choose from result and immediate gen like f(carry)
- for loop
 - check doc is better than asking
- bootcamp, teamviewer, iverilog
- work is like dll(unsure)

Possible Improvements

- There should be other way to write ALUControl to Ain Bin Opcode
- **Tree structure** of ALU instead of sequential feeding
 - ALU1bit, ALU2bit, ALU4bit, ... ,ALU2ⁿbit
- **Carry peeking** to add speed
 - would be HARD WORK!!

Some Time Line

- 2020/4/19 started intense coding

- 2020/4/20 TA hours(about 20:00--~21:50)
- 22:18 done! by HDL reference and mask result_t and immediate gen

```

Transcript
# Loading work.alu
# Loading work.alu_top
ModelSim> run -all
# *****
# *          PATTERN RESULT TABLE          *
# *****
# * PATTERN *          Result          * ZCV *
# *****
# *          Congratulation! All data are correct!          *
# *****
# Correct Count: 9
# ** Note: $finish      : F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v(146)
# Time: 205 ns Iteration: 1 Instance: /testbench
# 1
# Break in Module testbench at F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/testbench.v line 146
V$SIM 15>

```

References

- ALU for loop declaration
 - https://link.springer.com/chapter/10.1007%2F978-1-4615-1713-9_38
(https://link.springer.com/chapter/10.1007%2F978-1-4615-1713-9_38)
 - suggested by TA
 - i think it is similar to C++ macro(i.e. #define)
 - because the error msg related is in the compiling stage and refer to expansion
- Verilog Syntax & Logics
 - https://hackmd.io/@dppa1008/Logic_Design_Mak (https://hackmd.io/@dppa1008/Logic_Design_Mak)

Comment