
Computer Organization lab 2

Information

- Author: 0712238, Yan-Tong Lin, 林彥彤
- Usage: Computer Organization Lab 2 for TF cheng's class
- Due date: 2020/4/20
- Version control: https://github.com/EazyReal/Computer-Organization-2020 (https://github.com/EazyReal/Computer-Organization-2020)
- Online version of this MD file
 - Computer Organization lab 2 (https://hackmd.io/8HEfOozyQau8GKq4SUOxQw)

Architecture design and diagram



- ALU_top is same as the diagram
- Sequencial Architecture is adopted as the diagram
- the result[0:31] is renamed as result_t[0:31]
- which is mux with 32-bit 1/0 determined by It(less than)(1 bit wire)
 - It is a function of src1[31], src2[31], carry[31]
 - It is designed with case by case study

```
assign neq31 = src1[31] ^ ~src2[31]; //a, -b same sign or not
//not same => see result(no overflow possible when adding a, -b)
//same => use a's sign(no need to see substracy res to know)
assign lt = neq31 ? ~carry[31] : src1[31];
//assign res = is_slt ? (lt ? 1 : 0) : res;
assign result = (ALU_control == 4'b0111) ? (lt ? 32'h01 : 32'h00 ) : result_t;
```

- the mux outcome(determined by ALU_Control) is the new result[0:31]
- then is the desired result and is fed to get zero flag

Detailed description of the implementation

- use ALU_Control to set a_in(a = ~a), b_in, opcode to achieve desired calculations
- And
 - o res = a&b
 - \circ cout = 0
- Or
 - \circ res = a|b
 - \circ cout = 0
- Nor
 - \circ a = \sim a, b = \sim b
 - \circ res = a&b
 - \circ cout = 0
- Nand
 - \circ a = \sim a, b = \sim b
 - \circ res = a|b
 - \circ cout = 0
- Add
 - o res = a xor b xor cin
 - \circ cout = $s_1s_2+s_1cin+s_2cin$
- Sub
 - \circ b = \sim b+1, achived by cin[0]=1 in control
 - o res = a xor b xor cin
 - \circ cout = $s_1s_2+s_1cin+s_2cin$
- SLT
 - o set the alu direct result as wire result_t
 - final result(output wire) is set to 32bit 1 or 0 determined by lt(wire) when ALU_control is slt(4'b0111)
 - It calculation:
 - neq31=src1[31] src2[31]

- check whether a, –b is of same sign
- It=neq31? carry[31]:src1[31]
 - if is of same sign => use one of them as result
 - else => no overflow, use carry in of bit 31 to determine if a-b is regetive

• Flags:

- o Zero
 - not (or value of 31 bits esult)
- Carry
 - carry out of 31th bit
- Overflow
 - when carry in≠carry out in last bit
 - overflow=carry[31]⊕cout

Implementation results

ALU.v

```
/****************
1
2
    Student Name: Yan-Tong Lin
3
    Student ID: 0712238
4
    Date: 2020/04/20
    5
6
7
    `timescale 1ns/1ps
8
9
    module alu(
10
                     // negative reset
                                                 (input)
        rst n,
                     // 32 bits source 1
11
        src1,
                                                 (input)
12
        src2,
                    // 32 bits source 2
                                                 (input)
        ALU_control, // 4 bits ALU control input (input)
13
                     // 32 bits result
14
        result,
                                                 (output)
                    // 1 bit when the output is 0, zero must be set (output)
15
        zero,
16
        cout,
                    // 1 bit carry out
                                                (output)
17
        overflow
                    // 1 bit overflow
                                                 (output)
18
    );
19
20
    input
21
                   rst_n;
22
    input [32-1:0] src1;
23
    input [32-1:0] src2;
    input [4-1:0] ALU_control;
24
25
26
    output [32-1:0] result; //output is a wire
27
    output
                   zero;
28
    output
                   cout;
29
    output
                   overflow;
30
    //tmp result to mux with slt
31
    wire [32-1:0] result t;
32
33
34
    //flag wire
35
    wire
                   zero:
36
    wire
                   cout;
37
    wire
                   overflow;
38
39
    //for slt
40
    wire
                   neq31;
41
    wire
                   lt;
42
43
    //control
44
    reg [1:0] oper;
45
    wire [31:0] carry; //carry[i] means carry "for" i th bit, not "of" i th bit
46
    reg a_in;
47
    reg b_in;
48
49
    //2-complement for -b
50
    assign carry[0] = (ALU_control==4'b0110)? 1: (ALU_control==4'b0111)? 1: 0; //sub or s
51
52
    //ZCY flag
53
    assign zero = (result == 0) ? 1 : 0; //implicit nor all output gate!
54
    assign overflow = carry[31] ^ cout; //
55
    //carry is assigned below
56
57
    //slt judge and set value
58
    assign neq31 = src1[31] ^ src2[31]; //a, -b same sign or not
59
    //not same => see result(no overflow possible when adding a, -b)
60
    //same => use a's sign(no need to see substracy res to know)
61
    assign lt = neq31 ? ~carry[31] : src1[31];
62
    //assign res = is_slt ? (lt ? 1 : 0) : res;
```

```
assign result = (ALU_CONTrol == 4 DUILI) ! (IT ! 32 NUI : 32 NUI ) : result_t;
 63
 64
 65
 66
       always@(*)begin
              if(rst_n==1)begin
 67
 68
 69
                       case(ALU_control)
 70
                               4'b0000:begin//And
 71
                                                       <= 0;
                                               a in
                                               b_in
 72
                                                       <= 0;
 73
                                               oper
                                                       <= 2'b00;//and
 74
                                               end
 75
                               4'b0001:begin//Or
 76
                                               a_in
                                                       <= 0;
 77
                                                       <= 0;
                                               b_in
 78
                                               oper
                                                       <= 2'b01;//or
 79
                                               end
                               4'b0010:begin//Add
 80
                                                       <= 0;
 81
                                               a_in
 82
                                                       <= 0;
                                               b_in
 83
                                                       <= 2'b10;//add
                                               oper
 84
                                               end
 85
                               4'b0110:begin//Sub
 86
                                               a_in
                                                       <= 0;
 87
                                               b_in
                                                       <= 1;
                                                       <= 2'b10;//add
 88
                                               oper
 89
                                               end
 90
                               4'b1100:begin//Nor
 91
                                               a_in
                                                       <= 1;
 92
                                               b_in
                                                       <= 1;
                                                       <= 2'b00;//and
 93
                                               oper
 94
                                               end
 95
                               4'b1101:begin//Nand
 96
                                               a_in
                                                       <= 1;
 97
                                               b_in
                                                       <= 1;
 98
                                               oper
                                                       <= 2'b01;//or
 99
                                               end
                               4'b0111:begin//SLT(set less than)
100
101
                                               a_in
                                                       <= 0;
102
                                               b_in
                                                       <= 1;
103
                                                       <= 2'b11;//slt
                                               oper
104
                                               end
105
                               default: ;
                       endcase
106
107
108
              end
109
110
111
       //for loop declaration of ALU0-30
112
      parameter NBIT = 30;
113
      generate
114
       genvar i;
115
       for (i=0; i<=NBIT; i=i+1)
116
       begin: aluarray
       alu_top alui( .src1(src1[i]), .src2(src2[i]), .A_invert(a_in), .B_invert(b_in),
117
                                         .cin(carry[i]), .operation(oper), .result(result_t[i
118
119
       end
120
      endgenerate
121
122
      //31 diff at cout.
123
       alu_top alu31( .src1(src1[31]), .src2(src2[31]), .A_invert(a_in), .B_invert(b_in),
124
                                               .cin(carry[31]), .operation(oper), .result(result)
125
126
```

127 endmodule

ALU_top.v


```
/****************
 1
 2
     Student Name: Yan-Tong Lin
 3
     Student ID: 0712238
 4
     Date: 2020/04/20
     5
 6
 7
     `timescale 1ns/1ps
 8
9
     module alu_top(
            src1,
                        //1 bit source 1 (input)
10
11
            src2,
                        //1 bit source 2 (input)
            A_invert, //1 bit A_invert (input)
12
                        //1 bit B_invert (input)
13
            B invert,
14
                        //1 bit carry in (input)
            cin,
15
            operation, //operation
                                         (input)
16
            //set,
                        //1 bit set
                                         (input) signal from alu.v
17
            result,
                        //1 bit result (output)
18
            cout
                       //1 bit carry out(output)
19
     );
20
     input
21
                   src1;
     input
22
                   src2;
23
     input
                   A_invert;
     input
24
                   B invert;
25
     input
                   cin;
26
     input [2-1:0] operation;
27
     //input
                    set;
28
29
     output
              reg result; //can be ressign
30
     output
                    cout;
              reg
31
32
     reg s1, s2;
33
     always@( * )begin
34
35
36
            s1 = A invert ? ~src1 : src1;
37
            s2 = B_invert ? \sim src2 : src2;
38
39
            case(operation)
40
                    2'b00:begin//And
                           result = s1 & s2;
41
42
                           cout = 0;
43
                           end
44
45
                    2'b01:begin//Or
                           result = s1 | s2;
46
47
                           cout = 0;
48
                           end
49
50
                    2'b10:begin//Add
51
                           result = s1 ^ s2 ^ cin;
52
                           cout = (s1&s2) + (s1&cin) + (s2&cin);
53
                           end
54
55
                    2'b11:begin//SLT
56
                           result = 0;
57
                           cout = (s1\&s2) + (s1\&cin) + (s2\&cin);
58
                           end
59
            endcase
60
61
     end
62
     endmodule
63
```

Execution Result

Answer Correct on testbench.v

```
| Library | Project | Memory List | Sim | Loading work.alu |
| Loading work.alu ```

#### Wave



# Problems encountered and solutions

- strange for loop bug
  - o fixed by checking github version that is not bugged

still dont know why exactly there was bug

```
//diff at lt, signal if substraction is negative or same sign(a, -b) and sign a is neg tive
 //for loop declaration of ALU1-30
 parameter NBIT = 30;
 generate
 genvar i:
 for (i=1; i<=NBIT; i=i+1)
alu_top alui(.srcl(srcl[i]), .src2(src2[i]), .set(setzero), .A_invert(a_in), .B_invert(b_in), .cin(carry[i]), .operation(oper), .result(result[i]), .cout(carry[i+1]));
 endgenerate
 alu_last alu31(.srcl(srcl[31]), .src2(src2[31]), .set(setzero), .A_invert(a_in), .B_invert(b_in),
 ult(result[31]), .cout(cout));
 X
 ...on Lab2/work/alu.v -- Unsuccessful Compile
vlog -work work -stats=none {F:/NCTU2020spring/Computer_Organization2020/Compute
r Organization Lab2/work/alu.v}
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr 7
2015
 --- Compiling module alu

** Error: (vlog-13069) F:/NCTU2020spring/Computer_Organization2020/Computer Organization Lab2/work/alu.v(l16): near "alu_top": syntax error, unexpected IDENTIFI
 ER, expecting assert or assume or restrict .
```

- · the get substract res then set method is bugged
  - after the first execution, program would pass through display and end at testbench line

fix by using max(?: syntax) to choose from slt set result and result of substraction

## **Lesson learnt**

- Verilog
  - o what is wire, register
  - o what is module
  - verilog syntax(case, for loop macro, etc.)
  - It is a **Hardware Description** Language
  - So think like you are connecting wires

#### Modelsim

- o more familiar with the procesure
- o add to project
- o how to compile
- o what is /work, what is library
- o simlate
- o cmds
  - vsim work.testbench
  - run -all

#### Debugging

docs > everything

### 2020/4/20 TA hours(about 20:00-~21:50)

- these are from TA's words, my conclusion
- begin end as {}
- always + => -> non-blocking
- always + = -> blocking
  - o same time => unpredictable
- if(condition) {} => if condition hold
  - o if can only be in always
- implicit mux:
  - o :?
  - o case
  - o if
- slt
  - use mux to choose from result and immediate gen like f(carry)
- for loop
  - o check doc is better than asking
- bootcamp, teamviewer, iverilog
- work is like dll(unsure)

# **Possible Improvements**

- There should be other way to write ALUControl to Ain Bin Opcode
- Tree structure of ALU instead of sequential feeding
  - o ALU1bit, ALU2bit, ALU4bit, ... ,ALU2<sup>n</sup>bit
- Carry peeking to add speed
  - o would be HARD WORK!!

# Some Time Line

• 2020/4/19 started intense coding

- 2020/4/20 TA hours(about 20:00-~21:50)
- 22:18 done! by HDL reference and mask result\_t and immediate gen

# References

- ALU for loop declaration
  - https://link.springer.com/chapter/10.1007%2F978-1-4615-1713-9\_38 (https://link.springer.com/chapter/10.1007%2F978-1-4615-1713-9\_38)
  - o suggested by TA
  - o i think it is similar to C++ macro(i.e. #define)
  - o because the error msg related is in the compiling stage and refer to expansion
- Verilog Syntax & Logics
  - https://hackmd.io/@dppa1008/Logic\_Design\_Mak (https://hackmd.io/@dppa1008/Logic\_Design\_Mak)

#### Comment