CSE 141L Milestone 1

Esther Xiong, A17043893; Eban Covarrubias, A16743935; Charlie Trinh, A18061636

Academic Integrity

Your work will not be graded unless the signatures of all members of the group are present beneath the honor code.

To uphold academic integrity, students shall:

- Complete and submit academic work that is their own and that is an honest and fair representation of their knowledge and abilities at the time of submission.
- Know and follow the standards of CSE 141L and UCSD.

Please sign (type) your name(s) below the following statement:

I pledge to be fair to my classmates and instructors by completing all of my academic work with integrity. This means that I will respect the standards set by the instructor and institution, be responsible for the consequences of my choices, honestly represent my knowledge and abilities, and be a community member that others can trust to do the right thing even when no one is watching. I will always put learning before grades, and integrity before performance. I pledge to excel with integrity.

Esther Xiong

Eban Covarrubias

Charlie Trinh

0. Team

Esther Xiong

Eban Covarrubias

Charlie Trinh

1. Introduction

TODO. Name your architecture. What is your overall philosophy? What specific goals did you strive to achieve? Can you classify your machine in any of the standard ways (e.g., stack machine, accumulator, register-register/load-store, register-memory)? If so, which? If not, devise a name for your class of machine. Word limit: 200 words.

What we want:


Simplified Mips Architecture

Our goal is to make sure we can support all essential commands while working with a limited number of bits. We want to minimize both the size of our instruction set, and try to keep a short list of available registers. We will limit ourselves to only 4 general use

registers, each of which have 8 bits of memory. This is to minimize the number of bits used up on the instructions for referencing registers. We will have a total of 8 operations to pick from, which will take up the first 3 bits of each instruction, using different opcodes. The instructions we will use will be specified lower on this document.

2. Architectural Overview

TODO. This must be in picture form. What are the major building blocks you expect your processor to be made up of? You must have data memory in your architecture. (Example of MIPS: https://www.researchgate.net/figure/The-MIPS-architecture_fig1_251924531)



3. Machine Specification

Instruction formats

TYPE	FORMAT	CORRESPONDING INSTRUCTIONS
Mem	3 bits opcode, 2 bits send/destination register, 2 bits address register, 2 bits	str/ldr
	offset.	
В	3 bits opcode, 2 bits destination line register, 2 bits register to compare 1, 2 bits register to compare 2.	blt
R	3 bits opcode, next 6 bits are used for 3 registers. Each register takes 2 bits. We have Register output, register input 1,	xor , and

	register input 2.	
Data	3 bits opcode, 2 bits for destination	Mov, shift
Transfer	register, 4 bits for immediate input.	
Arithmeti	3 bits opcode, 1 bit to denote signed	Math
С	addition or not, 1 bit for carry in, 2 bits for	
	destination register, 2 bits for register	
	holding added value.	

Operations

An example row has been filled for you. When you submit, do not include the example type. In the name column, be sure to also add the definition of what the example actually does. For example, "Isl = logical shift left" would be an appropriate value to put in the name column. In the bit breakdown column, add in parenthesis what specific values the bits should be in order. X indicates that it will be specified by the programmer's instruction itself (i.e. specifying registers). In the example column, give an example of an "assembly language" instruction in your machine, then translate it into machine code. Add rows as necessary. In your submission, please delete this paragraph.

NAME	TYPE	BIT BREAKDOWN	EXAMPLE	NOTES
Xor =	R	3 bits for opcode (110), 2	#Assume R0 has 0b0001_0001	
exclusi		bits for output register(XX),	#Assume R1 has 0b0010_0011	
ve		2 bits for input 1	Xor r2, r0, r1	
bitwise		register(XX), 2 bits for input	110 10 00 01	
or.		2 register(XX).	#after instruction r2 will hold	
			0b0011_0010	
And =	R	3 bits for opcode(111), 2	#Assume R0 has 0b0001_0001	
bitwise		bits for output register(XX),	#Assume R1 has 0b0010_0011	
and		2 bits for input 1	And r2, r0, r1	
functio		register(XX), 2 bits for input	111 10 00 01	
n		2 register(XX).	#after instruction r2 will hold	
			0b0000_0001	
Math =	Arith	3 bits opcode(100), 2 bits	#Assume R0 has 0b0001_0001	This example uses addition. If we were to
Math	metic	for math selection(XX),	#Assume R1 has 0b0010_0011	instead write 1, it would do subtraction,
operati		[00-Add, 01-Sub, 10-Abs,	Math 0, r0, r1	and if we were to write 2, it would get the

ons,		11-Copy], Note we can	100 0 1 00 01	abs value, and if we were to write 3 it
Additio		simply use a number as	#after instruction r0 will hold	would make a copy.
n,		the binary equivalent, 2 bits	0b0011_0101	Note that the first register is both input 1,
Subtra		for destination register(XX),		and the destination register, and the
ction,		2 bits for register holding		second register is input 2. (with copy input
or Abs		value to be added (XX).		1 is ignored)
value				
Mov =	Data	3 bits opcode (010), 2 bits	Mov r0, 0001	Note that we can only represent up to the
move	Transf	for destination register(XX),	010 00 0001	number 15 in binary. If we want other
instruc	er	4 bits for immediate input	#after instruction r0 will hold	number we must use this function in
tion		(XXXX). This will allow	0b0000_0001	combination with both saddto and shift.
copies		value assignment from 0 to		
data		15.		
from				
one				
locatio				
n to				

anothe				
r				
Shift =	Data	3 bits opcode(011), 2 bits	#assume r0 hold 0b0000_1010	Note that this shift is logical shift only, we
Shift	Transf	destination register(XX), 4	Shift r0, 0001	can change the direction by using a
some	er	bits signed shift amount.	#after instruction r0 will hold	negative value for the shift offset value.
registe			0b0000_0101.	Positive is logical right shift, negative is
r value				logical left shift.
а				
specifi				
ed				
numbe				
r of				
bits.				
blt=	В	3 bits opcode(101), 2 bits	#assume r0 holds 0b1000_0000	In the case that we move to far in memory,
branch		for register holding	#assume r1 holds 0b0000_0001	aka out of range, we will simply cap the pc
if less		destination address	#assume r2 holds 0b0000_0011	movement. For example, if we are on line
than,		register (XX), 2 bits register	Blt r0, r1, r2	1 and try to move -128 lines, we will stop

		Τ	T	
relativ		with value 1 (XX), 2 bits	#because r1 is less than r2 (1 < 3) we	at line 0.
е		register with value 2(XX)	will move our pc (program counter)	
branch			-128 as specified by r0. So if we are	
			on line 128 our branch moves the pc	
			to line 0.	
Str =	mem	3 bits opcode(000), 2 bits	#assume r0 hold 0b0000_0011	Note that the offset in this example is 0.
store		register with data to	#assume r1 hold 0b0001_0000	The offset is added to the specified
value		send(XX), 2 bits register	Str r0, r1, 00	memory address to store data at. We can
in		with memory address(XX),	#after this command, at memory	only store one byte at a time.
memor		2 bits for offset.	address 16 we will store the byte	
у			0b0000_0011 as specified by r0.	
ldr=	mem	3 bits opcode(001), 2 bits	#assume memory address 16 holds a	Note that we used the offset to increment
load		register to receive data	value of 0b'0011_1100	r1 from 15 to 16 in order to load from
value		(XX), 2 bits register with	#assume r1 holds the value 15, or	address 16. The reason I did this is
from		memory address(XX), 2	0b0000_1111	because in practice we probably will use a
memor		bits for offset.	Ldr r0, r1, 01	mov statement to get the correct address
	<u> </u>	ļ	ļ	

у		#after this r0 will hold 0b'0011_1100	into a register, and mov only has the range
			0-15 which makes the offset useful for
			reducing lines of instructions.

Internal Operands

TODO. How many registers are supported? Is there anything special about any of the registers (e.g. constant, accumulator), or all of them general purpose?

We will have 4 registers, represented by 00, 01, 10, 11. Each of these registers will be general purpose registers.

Control Flow (branches)

TODO. What types of branches are supported? How are the target addresses calculated? What is the maximum branch distance supported? How do you accommodate large jumps?

We are only supporting one branch statement, which is branch if less than, (blt) The max branch distance we can support is anywhere in the range [-128, 127]. Whatever number is held in the first argument register is how far from our current program position we will move. In order to accommodate larger jumps, we must use multiple blt statements that jump to eachother.

Addressing Modes

TODO. What memory addressing modes are supported, e.g. direct, indirect? How are addresses calculated? Give examples. We use direct addressing for our load and store operations. The addresses are represented by the 8 bits in our second register argument, which gives a range of [0, 256]. The addresses are calculated by using a standard binary representation. We also add the offset argument value, which has a range of [0, 3].

4. Programmer's Model [Lite]

TODO. 4.1 How should a programmer think about how your machine operates? Provide a description of the general strategy a programmer should use to write programs with your machine. For example, one could say that the programmer should prioritize loading in the necessary values from memory into as many registers as possible, then perform calculations. Another approach could be loading and writing to memory in between every calculation step. Word limit: 200 words.

Due to having very limited registers, (only 4) the programmer should use load and store to save values for future use. The registers will likely be changing values very frequently for larger more complex programs. We also have limited operations since our instruction bit string is so short, which means getting specific values into registers using mov can be challenging. In order to get larger values (eg over 15) into a register, the user must use the saddto operation or shift if they are able to reach this value by multiplying by multiples of 2, or a combination of the two operations.

TODO. 4.2 Can we copy the instructions/operation from MIPS or ARM ISA? If no, explain why not? How did you overcome this or how do you deal with this in your current design? Word limit: 100 words.

We are not able to copy due to the limited number of instruction bits. We are dealing with this by reducing both the amount of operations that we can use, having more general use operations, and reducing the number of registers to only 4. This current design also doesn't use any bits for type specification. Which means, we likely will use a lookup table to generate these bits based on our opcodes.

5. Program Implementation

An example Pseudocode and Assembly Code has been filled out for you. When you submit, please delete the example along with this paragraph.

Example Pseudocode

```
# function that performs division
mul_inverse(operand):
    divisor = operand
    dividend = 1
    result = 0
    counter = 0
    while counter != 16:
        if dividend > divisor:
            dividend -= divisor
            result = (result << 1) || 1
        else:
            result = (result << 1)</pre>
```

dividend <<= 1

counter += 1

return result

Example Assembly Code

```
# Do not try to understand this code. It is bogus code, but a good example of what to submit.
# loading divisor
load R0, %0010  # 0010 = location of the divisor in memory
load R1, %0100  # 0100 = location of the dividend in memory
add R0, R1, R2 \# R0 + R1 => R2 adding the divisor and the dividend together
# more assembly code
# note that this may be several pages long. The teaching staff will not be verifying
correctness of your assembly code for Milestone 1.
```

Program 1 Pseudocode

//

//first compute the max by checking each pair

```
//max = 0;
//min = 255
\frac{1}{\text{for(int i = 0; i < 64; i += 2)}}
// for(int j = i+2; j < 64; j+=2){
//
       sum = 0;
//
       part = xor(arr[i], arr[j]);
//
       mask = 00000001
//
       for(int count = 0; count < 8; count ++){
//
         sum += and(mask, part);
         shiftLeft(part, 1);
//
//
       }
//
        part = xor(arr[i+1], arr[j+1]);
//
       mask = 00000001
//
       for(int count = 0; count < 8; count ++){
//
         sum += and(mask, part);
//
         shiftLeft(part, 1);
//
//
      if(max < sum){
```

```
// max = sum;
// }
// if(sum < min){
// min = sum;
// }
// }</pre>
```

Program 1 Assembly Code [Complete, but must be checked/tested]

```
mov r0 b0000

mov r1 b1000 // 8

shift r1 b0011 // 8*8 = 64

str r0 r1 b01 //max dist set to 0 (memory slot 65)

mov r0 15 //15

shift r0 1 //shift by 1 to set r0 to 30

str r0 r1 b00 //min dist set to 30 (mem slot 64)

//SETTING I

mov r0 0
```

```
str r0 r1 2 //store i val of 0 in 66
//
//START OF INNER FOR LOOP, SET J
mov r0 8// 8
shift r0 3 // 64
ldr r0 r0 2 //load in i
mov r1 2
saddto 0 0 r0 r1 //hold j in r0
mov r1 8
shift r1 3 // 64
str r0 r1 3 //begin with j = i+2
//
//INSIDE THE LOOP
mov r0 0 //sum = 0
mov r1 1 //mask = 00000001
mov r3 8
shift r3 3 //r3 = 64
ldr r2 r3 2 //load in i
```

```
ldr r3 r3 3 //load in j
ldr r2 r2 0 //load in arr[i]
ldr r3 r3 0 //load in arr[j]
xor r2 r2 r3 //xor(arr[i], arr[j])
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit0
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit1
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit2
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit3
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit4
```

```
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit5
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit6
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit7
ldr r2 r3 2 //load in i
ldr r3 r3 3 //load in j
ldr r2 r2 1 //load in arr[i+1]
ldr r3 r3 1 //load in arr[j+1]
xor r2 r2 r3 //xor(arr[i+1], arr[j+1])
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit0
shift r2 1
and r3 r2 r1 //and(part, mask)
```

```
saddto 0 0 r0 r3//sum += and(part, mask)//check bit1
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit2
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit3
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit4
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit5
shift r2 1
and r3 r2 r1 //and(part, mask)
saddto 0 0 r0 r3//sum += and(part, mask)//check bit6
shift r2 1
and r3 r2 r1 //and(part, mask)
```

saddto 0 0 r0 r3//sum += and(part, mask)//check bit7, sum = r0

mov r3 8 //at this point sum = r0

shift r3 3 // 64

Idr r1 r3 1 //load in max = r1

mov r2 2

blt r2 r0 r1 //skip update if sum < max

str r0 r3 1 //update max = sum

Idr r1 r3 0 //load in min = r1

blt r2 r1 r0 //skip update if min < sum

str r0 r3 0 //update min = sum

//INNER FOR LOOP ON J

mov r1 8

shift r1 3 // r1 = 64

ldr r0 r1 3 //load in j from slot 67

mov r3 2 //r3 = 2

saddto 0 0 r0 r3

str r0 r1 3 //j += 2

mov r3 b1011

shift r3 4 //get 10110000 in r3 aka -128+32+16 = -80

mov r2 1

saddto 1 0 r3 r2 //r3 = -80+1=-79

blt r3 r0 r1//branch -79 lines (up 79 lines) if j<64

//OUTER FOR LOOP ON I

mov r1 8

shift r1 3 // r1 = 64

ldr r0 r1 2 //load in i from slot 66

mov r3 2 //r3 = 2

saddto 0 0 r0 r3

str r0 r1 2 //i += 2

mov r3 b1010

shift r3 4 //get 10100000 in r3 aka -96

blt r3 r0 r1//branch -96 lines (up 96 lines) if i<64

Program 2 Pseudocode

TODO

```
#include <stdio.h>
#include <stdint.h>
#include inits.h> // For INT_MAX
// Assuming `n` is defined somewhere and points to an array of integers.
extern int n;
extern int array[];
// Function to calculate the minimum and maximum differences
void calculate_min_max_diff(int* array, int n, uint8_t* output) {
  int min_diff = INT_MAX; // Initialize min_diff to the maximum 16-bit signed value
  int max_diff = 0; // Initialize max_diff to 0
  for (int i = 0; i < n - 1; i++) {
     for (int j = i + 1; j < n; j++) {
       int diff = array[i] - array[j];
       if (diff < 0) {
          diff = -diff; // Take the absolute value
```

```
}
     if (diff < min_diff) {</pre>
        min_diff = diff; // Update minimum difference
     if (diff > max_diff) {
       max_diff = diff; // Update maximum difference
// Store results in the output memory locations
output[0] = (min_diff >> 8) & 0xFF; // Store upper 8 bits of min_diff
output[1] = min_diff & 0xFF;
                                 // Store lower 8 bits of min_diff
output[2] = (max_diff >> 8) & 0xFF; // Store upper 8 bits of max_diff
output[3] = max_diff & 0xFF;
                                  // Store lower 8 bits of max_diff
```

Program 2 Assembly Code

TODO

```
start:
```

```
mov r0, #0x40 // load address of n into r0

Idr r1, [r0] // load n into r1

mov r0, 1
```

//Subtraction was used here

saddto 1, 0, r1, r1, r0 // n-1 for the loop counter for outer loop

//initalize min and max

mov r2, #0x7FFF //initialized min of max 16-bit signed value mov r0, #0x64 // memory location 100 (min) str r2, r0, 00 //stores value of r2 into memory location 100

```
mov r2, #0x0000 // initialized the max value
  mov r0, #0x65 // memory location 101 (max)
  str r2, r0, 00 //stores value of r2 into memory location 101
outer_loop:
  mov r4, #0 // initalize inner loop
  mov r0, #0x40 //load the address of n into r0
  saddto 1, 0, r4, r4, r1 // adds the base address to r4
inner_loop:
  shift r4, #0b1111 // shifts left by 1
  ldr r2, [r4] // loads value at r4 into r2
  shift r4, #0b0001 // shifts right by 1 to set it back to where it originally was
  mov r0, #0x46 //memory location 70 to save the number
  str r2, r0, 00 //stores r2 value to memory location 46
  mov r0, #0x01 // sets r0 to be 0x01
  saddto 1, 0, r2, r4, r0 //goes to the next value
```

```
shift r2, #0b1111 // shifts left by 1
```

ldr r3, [r2] // load next value into r3

mov r0, #0x46 //memory location 70

ldr r2, [r0] // load value from memory location 46 into r2

saddto 1, 0, r2, r2, r3 //calcuates the difference

mov r0, #0x47 //memory location 71

str r2, r0, 00 //store the difference value into memory location 71

mov r0, #0x00 // set r0 to 0

blt minimum_check, r0, r2 // r0 < r2 checks to see if the difference is negative if it is it will fall thorugh to the negative section of the code

negative:

mov r0, #0xFFFF // sets r0 to 0xFFFF so we can flip all bits

xor r2, r2, r0 // flips all bits

mov r0, #0b0001 // set to 1 so we can add 1 after flipping the bits

saddto 1, 0, r2, r2, r0 //adds a bit to complete 2's complement

minimum_check:

//compares the current difference to see if it's smaller than the current minimum

mov r0, #0x64

ldr r3, [r0] //load the minimum value from memory location 100

blt max_check, r3, r2 // r3 < r2 go to next

mov r2, r3 // update minimum

str r2, r3, 00 //stores r2 into memory location 100 for the min value

max_check:

//compares the current difference to see if it's larger than the current maximum

mov r0, #0x65

ldr r3, [r0] //loads the max value from memory locataion 101

blt cont, r2, r3 // r2 < r3

```
mov r3, r2 //updates the max
```

str r2, r3, 00 //stores r2 into memory location 101 for the max value

cont:

mov r0, #0b0001

saddto 1, 0, r4, r4, r0 // increment inner loop index

blt inner_loop, r4, r1 // if r4 < n-1, continue inner loop

//update subtraction **double check i did the subtraction corrrectly**

mov r0, #0b0001

saddto 1, 0, r1, r1, r0 // decrement outer loop index

mov r0, #0b1111 // stores -1 to r0 since we do not have a ble(branch less than equal to command) we have to make sure the we run the 0th iteration as well.

blt outer_loop, r0, r1 // r0 < r1, continue outer loop

//storing results (r1 can be used here since we would have finished the loops)

ldr r0, =0x42 // load address of memory location 66

mov r1, #0x64 //memory location for min value

ldr r2, [r1] //loads the min value into r2

shift r2, 1000 //shift right 8

str r2, [r0] //store upper 8 bits to memory location 66

saddto 0, 0, r0, r0, #1 // moves to the next memory location 67

ldr r2, [r1] //loads the min value into r2

shift r2, 1000

shift r2, 1000

shift r2, 1000 //all these shifts right 24 bits

shift r2, 0111

shift r2, 0111

shift r2, 0111

shift r2, 0011 //all these shifts left 24 bits to extract the lower 8 bits

str r2, [r0] //stores the lower 8 bits to memory location 67

saddto 0, 0, r0, r0, #1 // moves to next memory location 68

mov r1, #0x65 //memory location for max value

ldr r2, [r1] //loads the max value into r2

shift r2, 1000 // shifts to the right 8 bits

strb r2, [r0] //store upper 8 bits to memory location 68

saddto 0, 0, r0, r0, #1 // moves to the next memory location 69

ldr r2, [r1] //loads the max value into r2

shift r2, 1000

shift r2, 1000

shift r2, 1000 //all these shifts right 24 bits

shift r2, 0111

shift r2, 0111

shift r2, 0111

shift r2, 0011 //all these shifts left 24 bits to extract the lower 8 bits

str r2, [r0] //stores the lower 8 bits to memory location 69

end

Program 3 Pseudocode

TODO

Program 3 Assembly Code

TODO

Individual Component Specification

Top Level

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for the top level.

Program Counter

Module file name: TODO

Module testbench file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

(Optional) Testbench Description

TODO. Describe your testbench. How does it work? What test cases does it test?

Schematic

TODO. Show us your schematic for the fetch unit.

(Optional) Timing Diagram

TODO. Show us a screenshot of the timing diagram that demonstrates all relevant functions of the fetch unit.

Instruction Memory

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for the fetch unit.

Control Decoder

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for the control decoder.

Register File

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for the register file.

ALU (Arithmetic Logic Unit)

Module file name: TODO

Module testbench file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

(Optional) Testbench Description

TODO. Describe your testbench. How does it work? What test cases does it test?

ALU Operations

TODO. What ALU operations will you be demonstrating? What instructions are they relevant to?

Schematic

TODO. Show us your schematic for the register file.

(Optional) Timing Diagram

TODO. Show us a screenshot of the timing diagram that demonstrates all relevant operations you mentioned in the ALU Operations section.

Data Memory

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for the data memory.

Lookup Tables

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic(s) for the lookup table(s).

Muxes (Multiplexers)

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for your mux(es).

Other Modules (if necessary)

Module file name: TODO

Functionality Description

TODO. Write a brief description of the functionality of this module.

Schematic

TODO. Show us your schematic for your module.

7. Changelog

TODO. have a bulleted list of your changes here. Example below:

- Milestone 2
 - Introduction
- edited to change from a load/store architecture to accumulator architecture.
- o TODO: add bullet points as necessary
- Milestone 1
 - o Initial version