
# ПРАКТИЧЕСКАЯ КОНФЕРЕНЦИЯ СОВРЕМЕННОЙ ЗЛЕКТРОНИКИ







#### OBJECTIVES 2

- Introduce STM32L0 internal structure
- Briefly describe each internal component
  - some of them will be explained more in detail later
- Highlight the main features of each peripheral
- To have some fun

After this presentation you will know what you can find inside STM32L0 today.






# Introduction



#### STM32L06x – 64kB Block Diagram








**STM**32 **L0** 


# System Architecture 5





Buses are not overloaded with data movement tasks!

**夢につひとつ誰の ノハニ らヨ 1キ タイ撒ハ 夢雙 5ホマヱソヤロラ雙** しシヱ縁モエしツトル **E** (V 撃 キ 医 垂 2 04 ヒ羅ィ謎クメハエノ 1テ 2コ木業マイユキホ 柔っさ 1オクフトワホゥワウェ キノケ 夢サソケワネノオ!ケト ソハ イァウラ アツ キャ 下ウ пσ **∭78 ∌**ス <u>^ユ√ヒメデカァ リサウソサホ</u>シェノェシコレフィサコメカオキ52タ: リッイヌハレコキ ユアノオ カッ 〇ヒヌラテリ 1へ!カフカオオヘフ C 48 EB 「スッツ9世2ソンテセン イユニヲサ4季マのィキフヒ 里アノル ttit: ēė ホノペノァダギュケヌヲ終 キシ動モオソ艦 **▲**Σ 工業ホワツ8ソホメニ うかキャソリオ 母カシフルフヌワニサ夢りオペシ **ガス入りくたた** キノ シワ参ユキュラシシグ うりごト ミヘノヤアヒ!フノオ 🛭 フノキキシシノ テアイホシスゥ ヱオーヘオフラット派】艦5 エサラッヒロェハタマ』フェホフェ窓ヒリラッ ヌノラノウオロテノイノッテ フテキム豚エノ **マオオヒザ**チリ オキ・ヤサノフ ヒキ熊/銀トマカヲロ2ルトア進シ ムホヲロ **1**リホキハミヤ @フ!コオウヤ※オムさホホエュオ業ホウ業ハ - ァオラリ ■製ロュチム参クミヒコケソホマ! オオラ母ロスS 44 ム!ヒラホセ5オホォ **難り夢**ノツミヒロ霊ソットユエユホネゥテチノ ニホウヰヤ黍ケ ショソニ 1ォキー デメツナテクブツホロオッヲキ!ソヒルQ ボュミェーソ 7トロムオホツミツ ! ヵ 郷キー ヒトオヤチタ 4 ルオデテセノュフ 夢・フニキオウモウ ьØ ホラマシ ホ難ヒ 変タウシノオホノノケユヒフ 参ホユマラナ 7.5 オワフェラ! 脈 ヨノ撃脈 それアノ ゥチヤオ ヌッケス ノソ製リウノノ ウモキキラシフキ Ø TEER ヌアッシノトラ 7ヱオキテタポッムエソムニヘモフハー 5キゥヨレュビへ 0 ヘ EΥ 変え薬工業 業士 ヘロマ 😿 ホオノハ 75オビヘゥケ オカキチホ響ル 🛛 イッオ 業モクコチオチル カノノ参ハカー リヌナビ ※事上りホエメりキ愛ノセ様ナ 2フノヤ! こた4 ビシ ₹9₹ イソ 4ン ツウ サ ※エノト オ 乞ホー イサーフ キキノ 7 モヨヒュアシフホ 参セーノファホエカノコフハァテホ ネウヒ ハイハキ 🛭 ワウホホェヌ 巻き業多へ口禁ニ **ヘアウネネノウイレネタュヌモ** フノソノ トテザイノラム 8 撃広力能 1才・ YAR ヒノーオプテキケのヒヌヤ!様トノヘフチ巡!ソ鶏ヒホコ! リノホネレ 1イ掌ェ業ノエィ! - 難ソュテヌヒホロ雙縁塞ェキ!フキュツASヤクロ! オポロ カハザ ユネノュケサヌ墨ィチセヒラヘノムカサ8ホェホリデノ塞ア 🍞キナチ 🐩ハュ 1ノリノアホンノキトト - マヒッホサ!3個八響チ♪マノウト≫ァ キオム2 鬱夢マヒノー ホネソ マヌ♪ 5ツミモヘホヤー ぶしト 9キクママオ トトオヌ髪コフソフキブ 5ラブ撃 4チテハー チフソホケノェ@ハノノオ際 4.9 ゥ縫ハウハ ∞ ③ ・ キマ薬コケ フトほうワキオをヱ ノロノノカムキソフォホト 🌽 😻 🛴 ノチノ カマヱチ 7セュィカマヱ55 医圆床 1 5 8 ቇ₡≉₫ハノシロフウシ EEA **ヲヒチコチ**ウヒ ニピサ 雅ル野 ヵコラハコソマ 豚ヒヒヘ 繋オ 4 ホコミシムホエフレウ 藤モブルノキウコ鰹ホヌ像ムセテノケッヒフハノフオ銀ハ ドウオ オ撃チミツ無っノノヒァオ カゥ』 5二 8オメフケコヲ業ウオノムムンメウ と 48 イ 🛭 A 🎏 サ 🖸 車 鎌 ネ ヘン ワ ル ゥ ムコノタノボコイ撃走撃艦テルコ襲撃!リ!オ ワンソウ 2ソシアツレーマ 9 参ムオ 9 チセワ 9 キアハムムニ 2091 ニドキモャ キセラ ヌシムッヒニカノマフ ッ態ノ懸りンオア器ワ器勢の繋引ホストメ ロチ野夢ホキコワオオタタブ シサフノノオヘアットム: ソツ斐ホュケムツ拳撃ヒシマオ ッちノラト ナケノの能軽要様エナル シオネシワノちァノロニクラ サブウウオラルヤメヒキヌワ業5チ似キコ森 ヲ撃ノィロム霊ワニ似ウ <u>り季ノ</u>ヌゥユノキオムりウ メオ 1ビデノヒモカヘキ 置日九コ森(77黎紫~撃み方 マメアのメッジ サユヌソニカノノミホロ88 リヤイメウルサファホケ マヘヌトッネ ホブリョーオツョノュシチエ縁撃トオ メラッメオメホハ ソキグスクウクひソタミヒッ− 8 アラ8オフ郷 トケチ季!5ノュ繋がムチチ ウクラホサチヱフヘェカエゥ デミ禁シーソ種ミ業態テツ嬰ハキオ 4 フオオ 1キソ 1リ 🛭 ソヒ 👺 キッコハホホオハ!ェホ 2フ 🌙 ケソキワッマサ ム季季ラソン ヒルオゥ ニシオフシナエオ**ジ**メ ハ5ロチトキ**ノ**ケユニ ヤソ業イコタヤ懸トチリケハ チノホヘネロ シロノヒ クマコ 1フ勢ハを振うサ カラト イヨヱ ロホフフワオノヘチイクキシ 2 ハタヨレミシコエフノエネヌ 1 大量 イルフ ミヤツヌト 墨サ ソ業ルトオ (0ンセコホ業) ▶ヘ型オ!ウ∧母スタルホウ。 ス ※牛 奪つ ノオ難り 🛭 ヵホモトムヤル ッッ 8 ヨヒホシウュノリエ  $\square$ アハ蟹 10オフキシ雌 オールノ撃ラヤノ撃コス カミイェ家 !ウヤキリ家 ルノ ツーフノシンユ業ニフリ オキッカフチノラェ 4 19 トノガレッ 郷ネオムオマオヌーサヤストキオ へホヨフヒソ トノシヌエヒ 夢ノ夢5フレロ オホ湿ヒ エロキル艦 ルフェヤメム シノ ヌ オフヨワツマ トオヨフフノ 夢ソ業ノノノ **シユミラナビ A ヒ** 14 19二部イモ 159 917 オオマ駅 タノホソヌヘニ キオムカヘ ァヌノ 国民 レノ夢 1ウィ  $E \supset$ ノババヲケオエ 4476 Е rt ホサウホノ ₹9 ノオナチイァチキ 重サキヒヲフ 乳 ノボノ参アノュタホタケ **イオクショトクノモエキヒノキノ** 下八瓢エ ヌリミルニメノノ 5ヘー ₹ サウ ヨエコノヲ郷ヨハエ鯉カマ 買ィチ』 1ワヒフ ナウ へサーエイヒ 8 / 雙 5 ヤオ アーヘーウエピオ ノロウケ 夢ロコ 2 熊 ノ / ヱ ルコホメー オソノソケウヲハテミ修護 W 61 ヨウ ヒ郷シフ霊 **♪♪ゥイ2チラオフヘルノホ** コハキサスヱナ エゥイ撃日ヤ霊撃ォルロフ 9撃り主ンホウノ ムタ フラェゥホエヌ 7フヌ ノ ユオ 配置ノナノロ ウィオエヱ カロオチゥハウ ラチノ 動っホヒレオオハザイ フへ雅フノ ヤエテオフオシオ rt 4 ウミイテェ 1ケオソニルヨグッユウ ミワレタキ キゥフラカ 3 才無ュイュリサソンへカワ ソウヌ無ヱ **₩** & ハッシノフソエ  $0 \subseteq 0$ **ノウヱハ**』ムモヲ<u>ソヱキ</u> 11 🐗 サシワチソレチハスキヲ 筆2ホソナオホ撃ノオヒ **ロヘフ ロソルヌノ** JI | 籐子エイマルクォホハゥノ F 73 T ⋅ S **JEEK** ヨウダチ渡ユヨェウホユ ソロ鑑工工製牛ア!りッヨノコテノ 大変 ヲマ∧ ウ無!マムゥマ♪ モホルフエ郷  $\mathbf{U}\mathbf{q}$ チテホニウオ ※マチニウオ 市上 ロロキメオホッリノノネニ ケクオヤヲフツ 市警 g 4 4 **キ**ナホワリホソ 면데 ♥ Vェヌキ♥ E ए ना EΕ ノヱヴ 📲 ハールテハ てム 心能 夢っノオクトテ /オラムメヌ響 キシツシハトマヱネ器セホオノセオ そ 巨黒 八4 60.00 5黒コイフソヘ薬 ウホフユコノ イミケワ 淮 ■業様ノネヒ!ノウキフゥ ハソヒキ 5 ホイェノオ 4 ノマヤ株シマヒノウ ※8リ羅メノタキルエオウ ミヌ繋き 禁ルテユウ森 ェ参フワマオカシケのラートオイト数ヌノオコモヌイーァセーート 5才のスフッフ!ィチーュホオュスサブヒ拳ミノアシヤムム2ノウテ モハホムチオマホン祭九 ァソュウホワケヲシヘアヨヤォオヱラヒロフ 200 **9ッ@罗ウ斐買ルフチコーフイ夢ミ艦イヨノ窓へミ森** オオエァマヌワキ! フ灌オミ9参1ヘリブコ キシシミノサチソコキノエムテウキ運ノヘノ ウ ロ2ホラオノフ ◎ アカキ ルマエユ 響ラハウハノノオ **■17 八QロRロ製**  $\mathbf{K} =$ 



# System blocks





# System blocks Core



#### Cortex-Mx common features 10

- Targeting the microcontroller applications
- Very good power and area optimization
  - Designed for low cost and low power
- Automatic state saving on interrupt and exceptions
  - Low software overhead on exception entry and exit
- Deterministic instruction execution timing
  - Instructions always take same time to execute, from a deterministic memory system



### Cortex-M processors

- Forget traditional 8/16/32-bit classifications
  - Seamless architecture across all applications
  - Every product optimized for ultra low power and ease of use

Cortex-M0 & M0+

Cortex-M3

Cortex-M4

"8/16-bit" applications

"16/32-bit" applications

"32-bit/DSC" applications

#### Binary and tool compatible





















#### Cortex-M0+ Processor Overview 12

- **ARMv6-M** Architecture
- von Neumann architecture, 2-stage pipeline
- **Integrated** Nested Vectored Interrupt Controller (**NVIC**) for low latency interrupt processing
- Designed to be fully programmed in **C-language**
- Vector Table is a simple list of addresses

- Cortex<sup>™</sup>-M0+ Wake Up Interrupt **Nested Vectored** Interrupt Controller Controller Interface **CPU** Data Memory Watchpoint Protection Unit Debug **Breakpoint** Access Port AHB-lite Low Latency /O Interface Micro Trace Interface
- Full Thumb Instruction Set and subset of Thumb-2
- Single cycle multiply (optional)
- Memory Protection Unit (MPU)\* (optional), privileged / unprivileged mode\*
- Integrated 24-bit System Timer (SysTick) for RTOS (optional)




**IOPort** 

+ interrupt vector table relocation

#### Cortex-M3 Processor Overview 13


- **ARMy7-M** Architecture
- Harvard architecture, 3-stage pipeline
- **Integrated** Nested Vectored Interrupt Controller (**NVIC**) for low latency interrupt processing
- Designed to be fully programmed in **C-language**
- Vector Table is a simple list of addresses
- Bit Banding support
- Full **Thumb** and **Thumb-2** Instruction Set
- Single cycle multiply, 12-cycles max divide
- Memory Protection Unit (MPU), privileged / unprivileged mode
- Integrated 24-bit System Timer (SysTick) for RTOS (optional)







#### Cortex-M0+ instruction set





#### Cortex-Mx – firmware compatibility (1/2)

- Cortex M processors are FW and binary compatible
  - Migrating path M0/M0+ >> M3 >> M4 is straight forward
    - Instruction set of Cortex-Mx is strictly included in the instruction set of **Cortex-My** (for **x<y**), allowing direct migration, while taking advantage of higher MCU clock speed and von Neumann to Harvard performance increase
    - Re-compilation of the code is recommended
      - from Cortex-M0/M0+ to Cortex-M3, in order to fully take advantage of the higher performance ISA (e.g. HW division)
      - From M0/M0+/M3 to M4 w/ FPU, in order to generate the FPU code
    - For a given STM32 family, a full peripheral set compatibility is guaranteed in order to allow this simple migration path





#### Cortex-Mx – firmware compatibility (2/2)


- Cortex M processors are FW and binary compatible
  - When moving from M0/M0+/M3 >> M4, some part of the code might be re-coded using intrinsics, taking advantage of the advanced DSP/SIMD instructions
  - When moving backwards M3/M4 >> M0/M0+, the code needs to be recompiled in order to use only M0 instruction codes
- Code density is equivalent on the different Cortex-M implementations
  - Code size differences for usual codes are bellow few percents, provided that the same optimizations options are chosen in the compiler






# Cortex-M0+ pipeline 17

Only two stage pipeline for maximum energy efficiency



#### Cortex-M0+ Higher dynamic efficiency

 In pipelined processors, subsequent instructions are fetched while executing current instructions




- In 2-stage pipeline:
  - Branch shadow is reduced and energy is saved!
  - Branch turn-around is 1 cycle faster!






#### **Debug Capabilities**

Serial Wire Debug interface



- Breakpoint and Watchpoint units
  - 4 hardware breakpoints (besides BKPT instruction)
  - 2 hardware watchpoints
- Additional debug features covered by **DBGMCU** peripheral








# Cortex-M3/-M4 Debug Capabilities


Full JTAG and also Serial Wire Debug interface



- Breakpoint and Watchpoint units
  - 4 hardware breakpoints (besides BKPT instruction)
  - 2 hardware watchpoints
- Serial Wire Viewer for targeted low bandwidth data trace
  - Triggered by embedded break and watch points
- ETM capability for better real time debugging
  - Instruction trace only
  - External signal triggering capability
  - Can be used in parallel with data watchpoint









#### Cortex-M0+ Architecture



#### STM32 Cortex-M0+ implementation



#### Processor modes 23








#### Memory map overview

- 4GB linear memory space
- No paging/banking
- All locations always accessible by the SW
- Supports 8/16/32-bit data



Standard across all Cortex-M implementations




#### Core Registers



Instructions exist to efficiently support packed 8/16/32-bit data in memory

- 13 general purpose registers
  - Registers r0 r7 (Low registers)
  - Registers r8 r12 (High registers)
- Only 3 special registers (MRS, MSR)
  - Stack Pointer (SP) r13
  - Link Register (LR) r14
  - Program Counter (PC) r15
- Program Status Register

(Application / Interrupt / Execution)




r15 (PC)

**PSR** 




#### Register Usage Convention 27





ARM Architecture Procedure Call Standard (AAPCS)

#### Stack Pointer and Stacks 28







#### Exception Model – States 29

#### Inactive

NOT Pending/Active

#### Pending

- Waiting to be serviced by the processor
- On Interrupt request generated by a peripheral or from software

#### Active

- Actually serviced exception state
- More exceptions can be active at a time

#### Active and pending

 Exception is being serviced, but another request from the same source came already



# Exception Model – Types and Priorities 30

No.	Exception Type	Priority	Type of Priority	Descriptions
1	Reset	-3 (Highest)	fixed	Reset
2	NMI	-2	fixed	Non-Maskable Interrupt
3	Hard Fault	-1	fixed	Default fault if other hander not implemented
4-10	Reserved	N.A.	N.A.	
11	SVCall	Programmable	settable	Supervisor call (SVC)
12-13	Reserved	N.A.	N.A.	
14	PendSV	Programmable	settable	Request for System-Level Service
15	SYSTICK	Programmable	settable	System Tick Timer
16	Interrupt #0	Programmable	settable	External Interrupt #0
			settable	
47	Interrupt#31	Programmable	settable	External Interrupt #31





#### OS Service Calls 31

 Following exceptions are designed to allow OS context switching without interrupts masking:

- PendSV
  - Set PendSV bit in NVIC
  - Context switch from Handler mode (from OS tick timer interrupt)
- SVCall
  - Execute SVC instruction
  - Context switch from Thread mode
- If both have the same priority → they will not preempt each other
  - $\rightarrow$  no conflict

No need for interrupts masking = Better interrupt latency (system response)





#### Interrupt Entry and Return 32

- Interrupt handling is micro-coded
  - → No instruction overhead
- Entry ("Stacking")
  - Processor state automatically saved to the stack over the bus
    - {PC, xPSR, R0-R3, R12, LR}
    - What about the other registers?
  - Then, ISR ready to start executing as soon as stack PUSH complete.
- Exit ("Unstacking")
  - Processor state is automatically restored from the stack
  - Then interrupted instruction is executed upon completion of stack POP



#### Preemption 33

- "Interruption of the exception handler"
- Depending on the priority
- If higher priority exception request comes while another lower priority exception handler is executing
  - → the higher priority exception can **preempt** the lower priority exception handler
- Such exceptions are called nested exceptions



#### Exception Response 34


- Standard exception latency is 15-cycles
  - The latency from processor clock cycle time when the exception is asserted to the first instruction of the exception handler execution
  - 0 memory wait states
- Can be reduced by the following two mechanisms:
  - Tail Chaining

If exception request exists or occurs just as another exception handler returns

- → Stacking process can be skipped
- <u>Late arriving</u> (Late arrival)
  - If higher priority exception request occurs during lower prority exception stacking process
    - → Higher priority exception handler is called right after the stacking finishes



#### Interrupt Response – Tail-Chaining



#### ARM7


- 26 cycles from IRQ1 to ISR1 entered
  - Up to 42 cycles if LSM
- 42 cycles from ISR1 exit to ISR2 entry
- 16 cycles to return from ISR2

#### Cortex-M0+

- 16 cycles from IRQ1 to ISR1 entered
- 6 cycles from ISR1 exit to ISR2 entry
- 16 cycles to return from ISR2



#### Interrupt Response – Late Arriving



#### ARM7

- 26 cycles to ISR2 entered
- Immediately pre-empted by IRQ1 and takes a further 26 cycles to enter ISR 1.
- ISR 1 completes and then takes 16 cycles to return to ISR 2.

#### Cortex-M0+


- Stack push to ISR 2 is interrupted
- Stacking continues but new vector address is fetched in parallel
- Late-arrival to ISR1 entry will depend of the PUSH status, then 4 cycles will be necessary to read the vector table.
- Tail-chain into ISR 2



#### Fault handling 37

- HardFault handler only (only NMI and Reset can preempt)
- Possible reasons for example:
  - Undefined instruction executed or ARM instruction when in Thumb mode
  - Load/Store from/to unaligned address
  - Bus error on Load/Store
  - BKPT instruction execution without debugger attached
- (No BusFault, MemManage, UsageFault as on Cortex-M3)
  - → HardFault is already an escalated fault exception
- LOCKUP state
  - No instructions are executed (processor "hangs" in HardFault, NMI)
  - RECOVERY:
    - RESET (by internal watchdog)
    - DEBUGGER halts it
    - NMI occurs when current lockup is in HardFault handler






# Cortex-M0+ Instruction Set




#### Instruction set overview 39





#### Instruction Set 40

- Only 56 Instructions
- Mostly coded on 16-bit
- Operate on the 32-bit registers
- Fast MUL 32x32 bit in 1 cycle
  - (optional, but present in STM32L0)






#### Cortex-M0 instruction set – closer look

- ARM-v6M Architecture : Only 56 Instructions
  - 46 instructions (generally generated by a C compiler)
  - 10 instructions for System & special usage
  - 8/16/32-bits data transfers possible on One Instruction
  - No Hardware Divide
  - No IT (If-Then-Else) blocks to avoid small Branches
  - All instructions are 16-bits Thumb to save code memory, except the 32-bit Thumb-2 instructions BL, DMB, DSB, ISB, MRS and MSR.
  - Load/Store instructions takes 2 cycles each
  - Most of MOV, ADD, SUBTRACT, Compare, Logical, SHIFT instructions take 1 cycle
  - Branches takes from 1 to 4 cycles (depends if conditional, not or with link)
  - "MULS" instruction provides a 32-bit x 32-bit multiply that yields the least significant 32-bits with **1 cycle Operation**





# System blocks Internal Memories




# Memory Mapping and Boot Modes 51

Addressable memory space of 4 GB

RAM: up to 8 Kbytes

FLASH: up to 64 Kbytes

Data EEPROM: up to 2 Kbytes



#### **Boot modes**

Depending on the Boot configuration, Embedded Flash Memory, System Memory or Embedded SRAM Memory is aliased at @0x00. The System Memory and Embedded SRAM memory can be remapped also at @0x0 using a dedicated software bits.

BOOT0 is read on dedicated pin BOOT0 BOOT1 is an option register bit

BOOT Mode Selection		Boot Mode	Aliasing
nBOOT1	BOOT0		
x	0	User Flash	User Flash is selected as boot space
0	1	SystemMemory	SystemMemory is selected as boot space
1	1	Embedded SRAM	Embedded SRAM is selected as boot space

- SystemMemory: contains the Bootloader used to re-program the FLASH through USART1/2 or SPI1/2
- Boot from SRAM In the application initialization code you have to Relocate the Vector Table in SRAM using the NVIC Exception Table and Offset register.



# Flash Operations: Program memory

- The Flash program memory write and erase operations:
  - After reset the Program memory is protected, an unlocking sequence should be performed (write of 2 key values on PEKEYR and write 2 key values on PRGKEYR) to unlock the Program memory
  - The Flash can be programmed by word or by half page with 64 Bytes at a time (half page programming can be done only from RAM, or DMA).
  - Flash can be erased page-wise
  - Access to NVM is stalled during program\erase
- The FLASH can be in Power Down mode when system is in RUN or LP RUN (CPU is executing from RAM) or in SLEEP mode.



#### NVM Operations: Data EEPROM memory

- The data EEPROM memory write and erase operations :
  - After reset the Data memory is protected, an unlocking sequence should be performed (write of 2 key values on PEKEYR register) to unlock the Data memory
  - Data memory can be erased by word
  - The data memory can be programmed with:
    - Word (32-bit) / Half Word (16-bit) / Byte (8-bit)
    - <u>Fast</u> Word / Half Word / Byte write: The Fast data memory programming operations are used when the memory is erased before. The FIX bit (Fixed time data write) must be cleared= 0. The Fast programming operation takes only 1\*tPROG (programming time).
    - Word / Half Word / Byte write: no need for erase before, the word to be written will be automatically erased. The programming operation takes 1 or 2\*tPROG (programming time)., The programming time can stick to 2\*tPROG with FIX (Fixed time data write) bit set.



#### Information Block 54

- The Information Block consists of:
  - 4 KBytes for SystemMemory : contains embedded Bootloader
  - 4\*8 Bytes for User Option bytes (complemented for security)
  - 96 Byte for Factory Option Byte (read only)
- option bytes configure the product:
  - 1 for 16 sectors (4KByte each) write protection and sector read out protection
  - 1 for global read out protection and selection of Write or sector readout protection
  - 1 for Device configuration:
    - Brown Out Reset Level
    - Independent WatchDoG HW/SW mode
    - Reset when entering STANDBY mode
    - Reset when entering STOP mode
    - Boot1
- After unlocking the NVM (write 2 key values on PEKEYR), the user has to authorize the Option byte programming by writing 2 key values on OPTKEYR register then he can program the Option bytes
- On POR reset, the option bytes loader performs a read of the information block and stores the data into the FLASH registers (when programmed the option bytes are taken into account only after POR reset). User can use the OBL Launch bit to initiate the option bytes loader (generating SYSTEM reset).



# **NVM Programming / Erase functions**

Memory	Program/Erase	
Program memory	Page Erase Fast Word Write Half Page Write	
Data memory	Word / Half Word / Byte, Write Word / Half Word / Byte, Fast Write Word Erase	
Option bytes	Fast Word Write Word Write Word Erase	

- The Half Page Write, are possible only from <u>SRAM or through DMA with core sleeping</u>
- Mass erase can be performed to erase Program, Data and Option at the same time, option byte will be set to no protection when everything is erased.



# NVM Error/Status flags and interrupts

- many error and status flags and interrupts are provided:
  - WRPERR (write protection error flag): Set by hardware when an address to be erased/programmed belongs to a write-protected part of the NVM memory.
  - RDERR (read protection error flag): Set by hardware when an address to read belongs to a sector read-protected part of the NVM memory.
  - PGAERR (programming alignment error flag): Set by hardware when the data to program cannot be contained in a given half page
  - SIZERR (size error flag): Set by hardware when the size of the data to program is prohibited.
  - NOTZEROERR: a write to a non null area in program flash, it does not abort the write
  - OPTVERR: the option byte have been read with incoherent values (their complementary bits are not correct)
  - FWXERR Fetch while write) This bit is set by hardware when a write/erase operation is aborted to perform a fetch. The NVM is not corrupted but the write/erase as not been performed.
  - HVOFF(High voltage regulator OFF) when it is reset it inform that the NVM is ready (after low power mode)
  - EOP (End of operation): This bit is set by hardware if the high voltage stops being applied and programming has not been aborted.
  - BSY (Write/erase operations in progress): Write/erase operation not in progress

Interrupt event	Event flag	Enable control bit
End of programming	EOP	EOPIE
Error	WRPERR, RDERR, PGAERR, SIZERR, NOTZERROERR, OPTVERR, FWERR	ERRIE



#### Flash Sector Write Protections 57

#### Sector Write Protection

- This protection is implemented with a choice of protecting a sector (4K) of flash at a time.
- 16 bits of user option byte are used to protect up to 64k main Flash program memory
- Any programming or erase of a write protected page is discarded WREER flag is set.
- Unprotection for write protection:
  - Erase the corresponding bit on WRPx registers in Small Information block
  - Reset the device (POR Reset) or set the OBL\_Launch bit to re-load the options byte




#### Flash Sector ReadOut Protections 58

- Sector Readout Protection (PCROP)
  - This protection is implemented with a choice of protecting a sector (4K) of flash at a time.
  - 16 bits of user option byte are used to protect up to 64k main Flash program memory
  - Any fetch of a readout protected page can be done (code execution),
  - Any read of a readout protected is discarded, the RDERR flag is set
  - Unprotection of sector readout protection requires a mass erase:
    - Set global readout protection Level 1
    - Set the OBL\_Launch bit to re-load the options bytes
    - Set global readout protection Level 0
- Selection of Write or readout protection
  - 1 bit of user option byte is used to select write or readout protection



## Flash Read Protection (FLASH) 59



SWD fuse SWD disabled, System memory disabled User settings protected

No un-protection possible → IRREVERSIBLE!!!

Full access to memory from SRAM, system memory and SWD

No readout protection




#### NVM Protections 60

- Four kind of protections are available:
  - Flash Sector Write protection to avoid unwanted writings
  - Flash Sector Readout protection to avoid parts of code piracy
  - NVM Global Readout protection to avoid piracy:
    - Level 0
    - Level 1 and Level 2 (debug Fuse)
  - Activated by setting Option Bytes
  - Code and data Firewall (protects also RAM)



#### Firewall 61



# System blocks Reset and Clock Control (RCC)



#### The Gear Box 63

- clock tree consists of 6 clock sources + 1xPLL
  - Dynamic Internal Voltage Scaling: optimize consumption according to speed you need!
  - Consumption down to few µA only with still running CPU!




Multi-Speed Internal clock : Default RUN mode

- Low to Medium frequency, Ultra-Low consumption
- Default Clock Source (2.1MHz after reset)



High-Speed Internal 16MHz clock: Performance mode

- Up to 32MHz (PLL): 33.3 DMIPS







HSI48 □ □ □

Internal 48MHz

High-Speed Internal 48MHz clock: USB and RNG

- "Synchronizable" 48MHz oscillator for USB enabling crystal less operation
- RNG seed clock source



Low Speed Internal clock : Security clock

- Used for Independent Watchdog security and RTC




Low Speed External clock (32.768KHz)

- Mainly used for precise RTC
- Could be used to calibrate HSI & MSI

Configurable drive level




#### Clock controller: the "Gearbox" 64





#### Internal Reset Circuitries



- Power-on-Reset / Power-down-Reset circuitry (POR/PDR):
  - For devices operating from 1.65 to 3.6 V, there is no BOR and the reset is released when V<sub>DD</sub> goes above POR level (1.5V) and asserted when V<sub>DD</sub> goes below PDR (1.5V) level (no hysteresis)
- Brown-out-Reset circuitry (BOR): (enabled by default, can be disabled)
  - Configurable level from 1.8V up to 2.9V (100mV hysteresis), if enabled → POR/PDR have no effect
- Programmable Voltage Detector (PVD)
- **5**//

Configurable level from 1.9V up to 3.1V (100mV step), no reset, can generate interrupt



# System blocks GPIO




General-Purpose I/Os (GPIO) Not on AHB → IOPort NO **CONFLICTS EMC FLEXIBLITY** TO / FROM **PERIPHERALS** 16mA max 400kHz **Push-Pull** PIN 2MHz **OUTPUT ESD** 10MHz Open drain (5VT) (Pull-up, Pull-down) 50MHz **Floating** (Pull-up, Pull-down) **INPUT Analog** up to 16 standard / 5V tolerant **IDR ODR** Fast toggle capable of **changing** every **SINGLE** clock cycle (IOPort) B(S)RR Locking mechanism provided to **ANALOG PERIPHERALS** freeze the port I/O configuration **GPIO READ / WRITE Bitwise write access** 



All the GPIO's can be configured to generate <u>interrupt on external event</u> (up to 16 lines at time)

**STM**32 **L0** 

# 16MHz SW I/O toggling



PA8\_MCO

32MHz SYSCLK (HSI16 + PLL)

PA5 as Push-Pull output

16MHz toggling generated by consecutive writes to BRR and BSRR





# 16MHz I/O toggling

#### Compiler optimizations to be enabled for SPEED

```
98
                                                          GPIO InitStructure.Mode = GPIO MODE OUTPUT PP;
   99
          /* Configure PA5 */
                                                            0x8000ab8: 0x6048
                                                                                                    RO, [R1, #0x4]
                                                                                        STR
  100
          /* GPIO periph clocks enable */
                                                          GPIO InitStructure.Pull = GPIO NOPULL;
  101
          GPIOA CLK ENABLE();
                                                            0x8000aba: 0x2000
                                                                                                   RO. #0
                                                                                        MOVS
  102
                                                            0x8000abc: 0x6088
                                                                                        STR
                                                                                                   RO, [R1, #0x8]
          /* Set all unused GPIO pins as analog in
  103
                                                          GPIO_InitStructure.Alternate = GPIO_AFO_SPI1;
  104
          GPIO InitStructure.Pin = GPIO PIN 5;
                                                            0x8000abe: 0x6108
                                                                                        STR
                                                                                                    RO, [R1, #0x10]
  105
          GPIO InitStructure.Speed = GPIO SPEED HI
                                                          HAL GPIO Init(GPIOA, &GPIO InitStructure);
          GPIO InitStructure.Mode = GPIO_MODE_OUTP
  106
                                                            0x8000ac0: 0x25a0
                                                                                        MOVS
                                                                                                   R5, #160
  107
          GPIO InitStructure.Pull = GPIO NOPULL;
                                                            0x8000ac2: 0x05ed
                                                                                        LSLS
                                                                                                   R5, R5, #23
  108
          GPIO InitStructure.Alternate = GPIO AFO
                                                            0x8000ac4: 0x0028
                                                                                        MOVS
                                                                                                   R0, R5
  109
          HAL_GPIO_Init(GPIOA, &GPIO_InitStructure =
                                                            0x8000ac6: 0xf7ff 0xfee1 BL
                                                                                                   HAL_GPIO_Init
  110
                                                            0x8000aca: 0x2020
                                                                                        MOVS
                                                                                                   RO. #32
          /* Infinite loop */
  111
                                                            GPIOA->BSRR = GPIO_PIN_5; /* 1 */
  112
          while (1)
                                                        ??main 0:
  113 🗀
                                                            0x8000acc: 0x61ac
                                                                                        STR
                                                                                                        [R5, #0x18]
🖨 114
            GPIOA->BSRR = GPIO_PIN_5; /* 1 */
  115
            GPIOA->BRR = GPIO PIN 5;
                                                            GPIOA->BRR = GPIO PIN 5;
                                                                                                   RO, [R5, #0x28]
           GPIOA->BSRR = GPIO PIN 5; /* 2 */
  116
                                                            0x8000ace: 0x8528
                                                                                        STRH
  117
           GPIOA->BRR = GPIO PIN 5;
                                                            GPIOA->BSRR = GPIO_PIN_5; /* 2 */
  118
            GPIOA->BSRR = GPIO PIN 5; /* 3 */
                                                                                                   R4, [R5, #0x18]
                                                            0x8000ad0: 0x61ac
                                                                                        STR
  119
           GPIOA->BRR = GPIO_PIN_5;
                                                            GPIOA->BRR = GPIO_PIN_5;
            GPIOA->BSRR = GPIO_PIN_5; /* 4 */
  120
                                                            0x8000ad2: 0x8528
                                                                                        STRH
                                                                                                   RO, [R5, #0x28]
  121
           GPIOA->BRR = GPIO PIN 5;
                                                            GPIOA->BSRR = GPIO PIN 5; /* 3 */
            GPIOA->BSRR = GPIO PIN 5; /* 5 */
                                                            0x8000ad4: 0x61ac
                                                                                                   R4, [R5, #0x18]
                                                                                        STR
  123
           GPIOA->BRR = GPIO PIN 5;
                                                            GPIOA->BRR = GPIO_PIN_5;
  124
           GPIOA->BSRR = GPIO PIN 5; /* 6 */
                                                                                                   RO, [R5, #0x28]
                                                            0x8000ad6: 0x8528
                                                                                        STRH
  125
           GPIOA->BRR = GPIO PIN 5;
                                                            GPIOA->BSRR = GPIO PIN 5; /* 4 */
           GPIOA->BSRR = GPIO PIN 5; /* 7 */
  126
                                                                                                   R4, [R5, #0x18]
                                                            0x8000ad8: 0x61ac
                                                                                        STR
            GPIOA->BRR = GPIO PIN 5;
  127
                                                            GPIOA->BRR = GPIO_PIN_5;
            GPIOA->BSRR = GPIO PIN 5; /* 8 */
```

1 toggle

#### Example can be found in the STM32CubeL0 package.

(...STM32L053R8-Nucleo\Examples\GPIO\GPIO\_IOToggle\_MaxFrequency)





#### GPIOs in numbers 70

- Up to 51 multifunction bi-directional I/O ports available: 83% IO ratio
- Up to 44 I/Os are 5V Tolerant
- Up to 16 lines out of 51 GPIOs can be set-up for external interrupt at a time
- Ultralow leakage per I/O: 50nA (maximum @ max temperature)
- Maximal achievable I/O SW toggling speed: 16MHz
- Maximal I/O frequency: 50MHz



# GPIO Configuration Modes 71

Analog

MODER(i) [1:0]	OTYPER(i) [1:0]	PUPDR(i) [1:0]	I/O configuration
01	0	0 0 0 1 1 0	Output Push Pull Output Push Pull with Pull-up Output Push Pull with Pull-down
	1	0 0 0 1 1 0	Output Open Drain Output Open Drain with Pull-up Output Open Drain with Pull-down
10	0	0 0 0 1 1 0	Alternate Function Push Pull Alternate Function PP Pull-up Alternate Function PP Pull-down
	1	0 0 0 1 1 0	Alternate Function Open Drain Alternate Function OD Pull-up Alternate Function OD Pull-down
00	x	0 0 0 1 1 0	Input floating Input with Pull-up Input with Pull-down
11	x	Х	Analog mode

Alternate Function Input To On-chip Peripherals Register On Off Read 0 VDD or VDD\_FT(1) On/Off **Schmitt** Trigger Input Driver Pull - Down Bit Set/Reset On/Off Register **OUTPUT** CONTROL Read / Write **Push-Pull Output Driver Open Drain** From On-chip Peripherals Alternate Function Output Analog


\* In output mode, the I/O speed is configurable through OSPEEDR register: 2MHz, 10MHz or 50MHz



(1) VDD\_FT is a potential specific to five-volt tolerant I/Os and different from VDD.

#### Alternate Functions features 72

- Most of the peripherals shares the same pin (like USARTx\_TX, TIMx\_CH2, 12Cx SCL, SPIX MISO, EVENTOUT...)
- Alternate functions multiplexers prevent to have several peripheral's function pin to be connected to a specific I/O at a time. Available only for Port A and Port B
- Some Alternate function pins are remapped to give the possibility to optimize the number of peripherals used in parallel.







#### Atomic operations - BSRR and BRR

- Very often we need fast and atomic access to GPIO pins
- To avoid any read + modify + write access
- Multiple bit modification at the same time in one operation
- Write only



- With a correct combination you may set and reset any number of pins at the same time (one CPU write)
- All other pins (where 0 was written) remain unchanged.






### I/Os special consideration

- During and just after reset, the alternate functions are not active and the I/O ports are configured in analog mode. But, the oscillator pins are in input floating mode and the debug pins (SWD) are in AF pullup/pull-down after reset:
  - PA14: SWCLK in pull-down
  - PA13: SWDAT in pull-up
- Using the HSE or LSE oscillator pins as GPIOs
  - When the HSE or LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.
  - When the oscillator is configured in a user external clock mode, only the OSC\_IN or OSC32\_IN pin is reserved for clock input and the OSC\_OUT or OSC32\_OUT pin can still be used as normal GPIO.
- Using the GPIO pins in the backup supply domain
  - The PC13/PC14/PC15 GPIO functionality is lost when the device enters Standby mode). In this case, if their GPIO configuration is not bypassed by the RTC configuration, these pins are set in an analog mode.







# System blocks Extended Interrupts/Events Controller (EXTI)



#### Extended Interrupts/Events Contr. (EXTI) 76

- external and internal asynchronous events / interrupts
- External configurable lines can be mapped to the I/Os (up to 16 at a time)
- Internal lines are sensing output signals of some asynchronous internal peripherals
  - Configurable the same as the external line but sensing internal signal
  - Direct no configuration needed, always active if the peripheral is running and System is put in given Mode
- Can generate interrupt request and Wake-Up the MCU from almost any low-power mode





Note: Most of the EXTI lines share ISRs



# Other Features (EXTI) 78

- Independent configuration of each line as an external or an internal event requests
- Independent mask on each event/interrupt line
- Possible automatic disable of internal lines when system is not in **STOP** mode
- Independent trigger for external event/interrupt line
- Dedicated status bit for external interrupt line
- Emulation for all the external event requests





STM32L0 Low-Power Modes





#### OBJECTIVES 81

- Remind ARM Cortex-Mx Low-Power modes architecture
- Introduce STM32L0 Low-Power modes implementation
- Discuss the differences and possible application
  - Check the consumption (exercises)

After this part of presentation you will know the differences and capabilities of STM32L0 Low-Power modes.



# Low-Power Modes ARM Cortex-Mx Support



#### ARM Cortex-Mx Low Power Features 83

#### Cortex-Mx low-power modes:

- SLEEP
  - Stops only processor clocks → higher power consumption, but the shortest wakeup time
- DEEP SLEEP
  - System clock stopped, PLL and FLASH turned off, SRAM and registers are still powered
- Entry mechanisms:
  - WFI (Wait for Interrupt) instruction
  - WFE (Wait for Event) instruction
  - SLEEP ON EXIT





#### SLEEP NOW! 84


 MCU enters SLEEP mode as soon as the WFI / WFE instruction is executed

#### WFI

- Exit: any peripheral interrupt, which vector is enabled in the Nested Vectored Interrupt Controller (NVIC)
- Wake-up: Additional Interrupt entry latency

#### WFE


- Exit: An event can be an interrupt enabled in the peripheral control register but NOT in the NVIC or an EXTI line configured in event mode
- Wake-up: No time wasted in interrupt entry/exit





#### SLEEP ON EXIT! 85

- MCU enters SLEEP or DEEP SLEEP mode as soon as it exits the lowest priority interrupt service routine (ISR)
- Controlled by SLEEPONEXIT bit in Cortex-Mx System Control Register of System Control Block (SCB\_SCR)
- Exit: any peripheral interrupt acknowledged by the Nested Vectored Interrupt Controller (NVIC)
- Wake-up: The processor state is not un-stacked → faster wake up on interrupt



# Low-Power Modes STM32L0 implementation



# System Operation Modes 87

#### RUN

LP RUN =  $V_{Core}$  domain 131kHz max

SLEEP = CPU stopped

LP SLEEP = CPU stopped,  $V_{Core}$  domain 131kHz max

**STOP** =  $V_{Core}$  domain stopped, SRAM retained

**STANDBY** = V<sub>Core</sub> domain switched OFF

RUN


**SLEEP** 

DEEP SLEEP





#### **RUN** Mode




- Everything can be ON
- Any peripheral clocks can be gated (\* examples)
- After reset peripherals clock are disabled
- Code can RUN from RAM and FLASH be OFF





#### Clock controller: the "Gearbox"






## Clock Sources Parameters 91

	Clock Source	Frequency	Conso	Precision 25°C/0-85°C	Wakeup time	
•	MSI ( default )	65kHz-4.2MHz ( 2.1MHz default )	0.7-15μΑ	±0.5% / ±3%	3.5 µs (4.2MHz, Vcore Range 1/2)	
	HSI	16MHz	100μΑ	±1% / ±2.5%	3.7 µs	
	HSE external crystal	1-24MHz	~500µA	~±0.01% (100ppm)	1ms	
	HSE external clock	1-32MHz		N/A	N/A	
	PLL	2-32MHz	~350µA	N/A	<b>100μs</b> ( 2MHz inpu	ıt)
	LSI	37kHz	0.4µA	50%	200µs (ma	x)
	LSE external crystal	32.768kHz (typically)	~0.3µA	~0.002% ( 20ppm )	~1s	
	LSE external clock	1-1000kHz		N/A	N/A	

+ Clock Source Wake-Up time







# Peripheral clocks gating


- The clock tree toward each register increase consumption
- So clock toward each peripheral register group can be gated (Default is gated)
- Consumption:

	range 1	range 2		LP Sleep and run	
Condition:	32MHz	16MHz	4MHz	65kHz	
GPIOA	3.5	3	2.5	2.5	
GPIOB	3.5	2.5	2	2.5	
CRC	1.5	1	1	1	
DMA1	10	8	6.5	8.5	
SYSCFG	2.5	2	2	1.5	μΑ/MHZ
TIM2	10.5	8.5	7	9	
TIM6	3.5	3	2.5	2	
LCD	4	3.5	3	2.5	
WWDG	3	2	2	2	
USB	8.5	4.5	4	4.5	
PWR	2.5	2	2	1	
DAC	4	3.5	3	2.5	
ALL	279	221.5	219.5	215	



# System blocks Power Control (PWR)







# Voltage Regulator 97


- The Voltage regulator has three different modes
  - Main voltage regulator mode (MVR)
    - no output current limitation
    - consumption of the regulator is ~8µA (typ)
  - Ultra low power regulator mode
    - output current limited
    - consumption of the regulator is  $\sim 0.1 \mu A$  (typ)
  - Regulator OFF mode
    - no output current





# V<sub>CORE</sub> Dynamic Voltage Scaling

- Voltage scaling optimizes the product efficiency (Consumption vs Performance)
- User selects a Range (voltage scaling) according to :
  - External V<sub>DD</sub>
  - DMIPS performance required (=w/ or w/o Wait State)
  - Max power consumption



## Functionality dependent on Power Supply

#### 1.8V min still at Power-On-Reset


F	Functionality dependent on the operating power supply range			
$V_{DD} = V_{DDA}$	V <sub>Core</sub>	<b>f</b> <sub>CPU</sub> (max. CPU frequency)	ADC (max. sampling rate)	USB
1.65 1.71\/	Range 3 – 1.2V	4.2MHz (0 WS)	0.3 MSPS	NI/A
1.65~1.71V	Range 2 – 1.5V	Range 2 – 1.5V 16MHz (1 WS) 8MHz (0 WS)		N/A
1.71~1.8V			0.5 MSPS	
1.8~2.0V	1.8~2.0V (Range 3 – 1.2V)* (Range 2 – 1.5V)* 2.0~2.4V Range 1 – 1.8V		0.5 MSPS	Functional**
2.0~2.4V		32MHz (1ws) 16MHz (0ws)	0.5 MSPS	
2.4~3.6V	2.4~3.6V		1 MSPS	



<sup>\*</sup> For V<sub>Core</sub> Range 2 and Range 3, the lower CPU frequency limits apply always

\*\* USB transceiver requires external VDD\_USB>=3V

#### LP RUN Mode




- Everything can be ON
- Any peripheral clocks can be gated (\* examples)
- After reset peripherals clock are disabled
- Power regulator switched to Low Power mode






## SLEEP Mode




- Core is stopped
- Peripherals are running







## LP SLEEP Mode 102




- Core is stopped
- Peripherals are running
- Power regulator is in Low Power mode
- FLASH can be in Power Down mode
- VREFINT can be OFF





## **SLEEP Modes**



- Core is stopped
- Peripherals are running
- Power regulator is in Low Power mode
- FLASH can be in Power Down mode
- VREFINT can be OFF
- Peripherals can be gated automatically when entering SLEEP mode






## SLEEP Modes 104

#### Entry & Exit

- WFI (Wait For Interrupt)
  - Exit: any peripheral interrupt acknowledged by the Nested Vectored Interrupt Controller (NVIC)
- WFE (Wait For Event)
  - Exit: as soon as the event occurs → No time wasted in interrupt entry/exit
- Two entry options for SLEEP mode
  - Sleep Now: MCU enters SLEEP mode as soon as WFI/WFE instruction are executed
  - Sleep on Exit: MCU enters SLEEP mode as soon as it exits the lowest priority ISR






## **STOP** Mode

- Core is stopped
- HSE, MSI clocks are OFF
- SRAM and registers content is preserved
- Peripherals with HSI, LSI, LSE clock option can be ON
- GPIO's keep their setup









#### **STOP** Mode

GPIO's **FLASH** Core<sup>\*</sup> CM0+ **RAM** RTC/backup reg. DMA **IWDG** Clock GP timers HSE **LP Timer** MSI LP USART SPI HSI USART 🏄 **USB** LSI LSE DAC I2C

Reset

Power

regulator

Glass LCD

Comparator

- Core is stopped
- HSE, MSI clocks are OFF
- SRAM and registers content is preserved
- Peripherals with HSI, LSI, LSE clock option can be ON
- GPIO's keep their setup
- Power regulator is in Low Power mode
- FLASH is in Power Down mode
- VREFINT, BOR can be OFF





**ADC** 

Touch sensing

## STOP Mode 107

- Entry by WFI or WFE while SLEEPDEEP bit is set and PDDS bit is reset
- Exit by any EXTI line configured in interrupt mode or in event mode
- **EXTI lines sources** 
  - Any of the 16 external lines (any IO)
  - RTC alarms, RTC Tamper, RTC Time Stamp, RTC Wakeup, Comparators 1&2 events, USB wake-up, PVD
- After resuming from STOP the clock configuration returns to its reset state (MSI, HSI16 or HSI16/4 used as system clock)

Wake-up time from Stop	on MSI at 4.2MHz	on HSI at 16MHz
Wake-up to Flash	5.08 µs	4.8 µs
Wake-up to RAM	5.06 µs	4.86 µs





## Clock Sources Parameters 108

	Clock Source	Frequency	Conso	Precision 25°C/0-85°C	Wakeup time	
•	MSI ( default )	65kHz-4.2MHz ( 2.1MHz default )	0.7-15μΑ	±0.5% / ±3%	3.5 μs (4.2MHz, Vcore Range 1/2)	
	HSI	16MHz	100μΑ	±1% / ±2.5%	3.7 µs	
	HSE external crystal	1-24MHz	~500µA	~±0.01% (100ppm)	1ms	
	HSE external clock	1-32MHz		N/A	N/A	
	PLL	2-32MHz	~350µA	N/A	<b>100μs</b> ( 2MHz inpu	t) <b>+</b>
	LSI	37kHz	0.4µA	50%	200µs (max	x)
	LSE external crystal	32.768kHz (typically)	~0.3µA	~0.002% ( 20ppm )	~1s	
	LSE external clock	1-1000kHz		N/A	N/A	


+ Clock Source Wake-Up time







#### STANDBY Mode



- Core and all peripherals are OFF, except RTC and IWDG if enabled
- HSE, MSI, HSI clocks are OFF, LSI LSE can be ON
- SRAM and registers content is lost, except RTC, and standby circuitry
- GPIO's are in high Z, except Reset, RTC OUT and WKUP 1,2,3





## STANDBY Mode

- Entry by WFI or WFE while SLEEPDEEP and PDDS bits are set
- Wake up sources
  - WKUP1 or WKUP2 pins rising edge
  - RTC alarm A, RTC alarm B, Wakeup Timer, Tamper event, TimeStamp
  - LSECSS ⊗, IWDG reset ⊚, External reset by NRST pin ⊚⊚
- After wake-up from STANDBY mode, program execution will restart in the same way as after a RESET (startup sequence implementation is crucial)


Wake-up time from STANDBY mode	on MSI at 2.1 MHz
STANDBY with FWU=1 ON	67.5 µs
STANDBY with FWU=0 OFF	2.56 ms





# STM32L05x - power consumption

Typical values  $\rightarrow$  V<sub>DD</sub> = V<sub>DDA</sub> = 3.0V, T<sub>A</sub> = <-40°C;125°C>





The values are taken from Table 28, 30, 31, 32, 33, 34, 35, 36 and 39 in datasheet Chapter 6.3.4 - Supply current characteristics DS10152 -: Ultra-low-power 32-bit MCU ARM®-based Cortex®-M0+, up to 64KB Flash, 8KB SRAM, 2KB EEPROM, LCD, USB, ADC, DAC

#### References 113

#### Datasheet

- 3.1 Low power modes
- 3.4.3 Voltage regulator
- 3.5 Clock management
- 6.3.4 Supply current characteristics

#### Reference Manual

- 6 Power control (PWR)
- 7 Reset and clock control (RCC)

#### Application note

AN4445 STM32L05x ultra-low-power features overview





# Debug capability in LP modes 114

- Depends on DBGMCU Control Register configuration
- DBG\_SLEEP = 1
  - In this case, when entering Sleep mode, previously configured system clocks are kept running and used
- DBG STOP = 1
  - In this case, when entering STOP mode, clocks are provided by the internal RC oscillator which remains active in STOP mode
- DBG\_STANDBY =1
  - In this case, the digital part is not unpowered and the clocks are provided by the internal RC oscillator which remains active.
- DBG\_STANDBY, DBG\_STOP, DBG\_SLEEP = 0: No clock, no debug

If the debug mode is kept in STANDBY/STOP/SLEEP, the consumption is higher than in non debug state.



**ENABLE CONNECT UNDER RESET!** 



# Thank you



www.st.com/stm32l0