Revision Description Date Drawn Checked Ver 0.1 Initial Version 2020-04-21 FRM 1.PAGE7 增加SPI-FLASH模块; 2.PAGE10 新增千兆网口模块; 3.PAGE11 新增加WIFI AP6256模块; Ver 1.0 3. PAGE11 新增加WIFI AP6256模块;
4. 电源座更改成TPYE-C接口
5. 8211F的批12PIN接至CPU的P16,做复位用
6. 新增加Sv电源处的是TVS器件;
7. type-c处电路DP1,DNI网络优化;
8. 去掉VCC-DRAM模块部分的7个电容
9. WL-WAKE-AP,BT-WAKE-AP,AP-WAKE-BT,WL-REG-ON,BT-REG-ON
5个网络与UART1_TX1,UART1_RX,UART1_RTS,
UART1_CTS 5个网络对调;
10. 增加RP15,接VCC-PG,WIFI-IO网络至1.8V;增加RP27,VCC3V3-EXT网络接ALDO2; 2020-08-26
11. BT-RST-N网络增加一个串阻R458;BLDO2电源并一个电容,增加一个电阻R28与BLDO1短接;修改26PIN座子的第8,10PIN的网络顺序
12. usb2. 0座子P2的封装修改,座子固定孔尺寸改小,工厂容易加工; 2020-09-28

P02: BLOCK P03: POWER TREE Ver 1.1 P04: GPIO ASSIGNMENT P05: SOC1 P06: SOC2 P07: DDR4 16X2

Schematics Index:

P01: REVISION HISTORY


P08: POWER


P10: 1000M ETH P11: WIFI AP6256 Ver 1.2

P09: CARD-USB-LED-DEBUG-EXT26-HDMLver 1.3

D

Xunlong Software Co., Limited ORANGE_PI-Zero_H616 Rev 1.3 VERSION HISTORY Monday, September 28, 2020





GPIO ASSIGNMENT

PIN Define

PC2 NAND_CLE

PC3 NAND_CE1

PC4 NAND_CE0

PC7 NAND_RB1

PC12NAND_DQS

PC0 NAND_WE/SDC2_DS

PC1 NAND_ALE/SDC2_RST

PC5 NAND_RE/SDC2_CLK PC6 NAND_RB0/SDC2_CMD

PC8 NAND_DQ7/SDC2_D3
PC9 NAND_DQ6/SDC2_D4

PC10NAND_DQ5/SDC2_D0

PC11NAND_DQ4/SDC2_D5

PC13NAND_DQ3/SDC2_D1

PC14NAND_DQ2/SDC2_D6

PC15NAND_DQ1/SDC2_D2

PC16NAND_DQ0/SDC2_D7

PF6 SDC0-DET

ı				
ı	PIN	Define	CFG	Function
	PF0	SDC0_D1	2	
	PF1	SDC0_D0	2	
	PF2	SDC0_CLK/UART0_TX	2/3	
	PF3	SDC0_CMD	2	CARD0
	PF4	SDC0_D3/UART0_RX	2/3	
	PF5	SDC0_D2	2	

2

PIN	Define	CFG	Function
PG0	SDC1_CLK	2	
PG1	SDC1_CMD	2	1
PG2	SDC1_D0	2	1
PG3	SDC1_D1	2	1
PG4	SDC1_D2	2	1
PG5	SDC1_D3	2	1
PG6	UART1_TX	2	1
PG7	UART1_RX	2	1
PG8	UART1_RTS	2	1
PG9	UART1_CTS	2	1
PG10	AP-CK32KO	3	WIFI+BT
PG11	PCM2_SYNC	2	1
PG12	PCM2_CLK	2	1
PG13	PCM2_DOUT	2	1
PG14	PCM2_DIN	2	1
PG15	WL-WAKE-AP	0	1
PG16	BT-WAKE-AP	0	1
PG17	AP-WAKE-BT	1	1
PG18	WL-REG-ON	1	1
PG19	BT-REG-ON	1	1

PIN	Define	CFG	Function
PH0	CPUX-UTX	2	
PH1	CPUX-URX	2	
PH2	FD628-SCK	Х	
PH3	FD628-SDA	Х	
PH4	SPDIF-OUT	3	
PH5		1	
PH6	SYS-LED	1	
PH7		1	
PH8	USB0-DRVVBUS	1	
PH9	RECOVERY	0	
PH10	IR-RX	3	

X: Network port lights need to be configured

CFG Functio

2 NAND/eMMC

2/3

2/3

2

2

2

2/3

2/3

2/3

2/3

2

2/3

2/3

2/3

2/3

PIN	Define	CFG	Function
PI0			
PI1			
PI2			
PI3			
PI4			
PI5			
PI6			
PI7			
PI8			
PI9			
PI10			
PI11			
PI12			
PI13			
PI14			
PI15			
PI16			

PIN	Define	CFG	Function
PL0	PMU-SCK	2	
PL1	PMU-SDA	2	

