


Final Project: Memory Game on Basys3


Cal Poly San Luis Obispo
CPE 133-03: Digital Design
7 June 2024

Diagrams


High-Level Black Box Diagram



Low Level Diagram



State Diagram



Simulation of FSM Module

Simulation File Code

```
`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
//
// Create Date: 04/11/2024 01:49:48 PM
// Design Name:
// Module Name: TestBench
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////


module FSMsim();
    logic clk;//10 ns cycle clock
    logic start;
    logic reset;
    logic disp;//should it display the pattern
    logic comp;//should it compare the answer with the pattern
    logic[1:0] sel;//manages display elements
    Game_FSM_2 fail (.clk(clk), .start(start), .reset(reset), .disp(disp), .comp(comp), .sel(sel));

    initial begin
        clk = 0;
        end

    always begin
        #5 clk = ~clk;
        end

    always begin //8 is biggest value it can display
        #100 start = 1'b1; reset = 1'b0;
        #10 start = 1'b0;
        #400 reset = 1'b1;
        #100;
        end
endmodule
```

Simulation Timing Diagram



New and Modified Code
Top Level


```

module Acc(
    input clk,          // Clock signal
    input LD,           // Load signal
    input CLR,          // Clear signal
    output logic [13:0] Q = 0 // 14-bit output register
    //Removed D variable as 10 is added every enable instead of a variable input
);

    logic LD_prev, CLR_prev;

    always_ff @(posedge clk) begin
        LD_prev <= LD;
        CLR_prev <= CLR;
    end

    always_ff @(posedge clk) begin
        if (CLR & ~CLR_prev) // Rising edge of CLR
            Q <= 0;
        else if (LD & ~LD_prev) // Rising edge of LD as to only add once every enable instead of every clk cycle
            Q <= Q + 14'd10;
        end
endmodule

```

Finite State Machine

```

`timescale 1ns / 1ps
/////////////////////////////////////////////////////////////////
//
// Create Date: 05/30/2024 07:23:22 PM
// Design Name:
// Module Name: Game_FSM_2
// Project Name:

```



```

// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////

module Game_FSM_2(
    input clk,          // 10 ns cycle clock
    input start,        // Start signal to begin the game
    input reset,        // Reset signal to reset the FSM
    output logic disp,  // Output to control display of the pattern
    output logic comp,  // Output to control comparison of the answer with the pattern
    output logic [1:0] sel // Output to manage display elements
);

// Define the FSM states
typedef enum {OVER, DISPLAY, ANSWER, COMPARE} STATES;
STATES PS = OVER; // Initialize the present state to OVER

// Local parameters for the states of the select variable
localparam logic [1:0] over_leds = 2'b10;
localparam logic [1:0] pattern_leds = 2'b00; // Connects to the random number generator
localparam logic [1:0] show_leds = 2'b01; // Shows current switch state as LEDs

// Counter and clock cycle thresholds
localparam DISPLAY_CYCLES = 300_000_000; // Number of cycles to display the pattern
localparam ANSWER_CYCLES = 600_000_000; // Number of cycles to allow the user to answer
localparam COMPARE_CYCLES = 10_000; // Number of cycles to compare the answer with the pattern

// Parameters for testing (uncomment for testing)
// localparam int DISPLAY_CYCLES = 3;
// localparam int ANSWER_CYCLES = 6; // example value, adjust as needed
// localparam int COMPARE_CYCLES = 1; // example value, adjust as needed

logic [31:0] counter = 32'b0; // Counter variable

// Sequential logic block triggered on the positive edge of the clock
always_ff @(posedge clk)
begin
    if (reset == 1'b1) begin
        // Reset the FSM and outputs
        counter <= 32'b0;
        disp <= 1'b0;
    end
end

```

```

    comp <= 1'b0;
    PS <= OVER;
end else if (start == 1'b1) begin
    // Start the FSM and initialize for DISPLAY state
    counter <= 32'b0;
    disp <= 1'b0;
    comp <= 1'b0;
    PS <= DISPLAY;
end else begin
    // FSM behavior based on the current state
    case(PS)
        OVER:
            begin
                // State when game is over or reset
                disp <= 1'b0;
                comp <= 1'b0;
                sel <= over_leds;
                counter <= 32'b0;
            end

        DISPLAY:
            begin
                // State to display the pattern
                disp <= 1'b1;
                comp <= 1'b0;
                sel <= pattern_leds;
                if (counter >= DISPLAY_CYCLES) begin
                    PS <= ANSWER;
                    counter <= 32'b0;
                end else begin
                    PS <= DISPLAY;
                    counter <= counter + 1;
                end
            end
        end

        ANSWER:
            begin
                // State to allow user to answer
                disp <= 1'b0;
                comp <= 1'b0;
                sel <= show_leds;
                if (counter >= ANSWER_CYCLES) begin
                    PS <= COMPARE;
                    counter <= 32'b0;
                end else begin
                    PS <= ANSWER;
                    counter <= counter + 1;
                end
            end
        end
    endcase
end

```

```

COMPARE:
begin
    // State to compare the user's answer with the pattern
    disp <= 1'b0;
    comp <= 1'b1;
    sel <= over_leds;
    if (counter >= COMPARE_CYCLES) begin
        PS <= DISPLAY;
        counter <= 32'b0;
    end else begin
        PS <= COMPARE;
        counter <= counter + 1;
    end
end

default:
begin
    // Default state
    PS <= OVER;
    counter <= 32'b0;
    disp <= 1'b0;
    comp <= 1'b0;
    sel <= 2'b10;
end
endcase
end
end
endmodule

```