


1 Documentation 🗀 IP Location C Switch to Defaults



CC Options  ECC Type  Error Injection  rite Enable  Byte Write Ena	e Port RAM  No ECC  Pins Single Bit Erro	Common Cl	ock	ce with 32 b	oits	
CC Options  ECC Type  Error Injection  rite Enable  Byte Write Ena	No ECC Pins Single Bit Erro		~			
Error Injection  Vrite Enable  Byte Write Ena	Pins Single Bit Erro	r Injection				
ECC Type  Error Injection  Vrite Enable  Byte Write Ena	Pins Single Bit Erro	r Injection				
Error Injection  Vrite Enable  Byte Write Ena	Pins Single Bit Erro	r Injection				
Vrite Enable  ☐ Byte Write Ena	able	r Injection	~			
☐ Byte Write Ena						
lgorithm Options						
Defines the algor Refer datasheet f	thm used to concaten or more information.	ate the block RAM	primitives.			
Algorithm Minim	um Area 😽					
Primitive 8kx2	~					



1 Documentation 🕞 IP Location C Switch to Defaults

-(		/E & VOI	
	+ AXI_SLA\ + AXILite 9		a a
	+ BRAM_PC		SI .
	+ BRAM PO		
"	regcea	5811/20	sbiterr
	regceb		dbiterr
	injectsbiter	T	rdaddrecc[11:0]
	injectdbiter		rsta busy
	eccpipece		retb busy
	sleep		s_axi_sbiterr
	deepsleep		s_axi_dbiterr
-	shutdown		s_axi_rdaddrecc[11:0]
-	s_aclk		
0	s_aresetn		
	s_axi_injec	tsbiterr	
		tdbiterr	

Compone	ent Name	blk_mem_	gen_1									
Basic	Port A	Options	Other	Optio	ns Su	mmary						
Memo	ry Size											
Wri	te Width	32		© F	Range: 1	to 4608	(bits)					
Re	ad Width	32		~								
Wri	te Depth	4096			Range: 2	to 10485	576					
Rea	ad Depth	4096										
Port A	Primitives	Write Fire of Output Soutput Register	<b>Registe</b> egister	Cor	ble Port	t Registe	se ENA	A Pin	~			
Port A	Output	Reset Op	tions									
	RSTA Pin	(set/reset	pin)	Output	t Reset V	alue (He	x) 0			1		
	Reset Me	mory Latch	n	Reset	Priority	CE (Late	h or F	legiste	r Enable	) ~		
READ	Address	Change A	C.									
	Read Add	dress Char	ige A									



1 Documentation 🗀 IP Location C Switch to Defaults

AXILITE_SLAVE_S_AXI BRAM_PORTA BRAM_PORTB egcea sbiterr egceb dbiterr jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy ecpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_sbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn				
AXILITE_SLAVE_S_AXI BRAM_PORTA  BRAM_PORTB  egcea sbiterr  egceb dbiterr  jectsbiterr rdaddrecc[11:0]  jectdbiterr rsta_busy  copiece rstb_busy  eep s_axi_sbiterr  eepsleep s_axi_dbiterr	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_sbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn				
AXILITE_SLAVE_S_AXI BRAM_PORTA  BRAM_PORTB  gcea sbiterr gceb dbiterr jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy cpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_sbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn				
AXILITE_SLAVE_S_AXI BRAM_PORTA  BRAM_PORTB  gcea sbiterr gceb dbiterr  jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy cpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	+ AXILite_SLAVE_S_AXI + BRAM_PORTA + BRAM_PORTB regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_sbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn	.(	122.123.1202		
BRAM_PORTA  BRAM_PORTB  gcea sbiterr  gceb dbiterr  jectsbiterr rdaddrecc[11:0]  jectdbiterr rsta_busy  ccpipece rstb_busy  eep s_axi_sbiterr  eepsleep s_axi_dbiterr	+ BRAM_PORTA  + BRAM_PORTB  regcea sbiterr  regceb dbiterr  injectsbiterr rdaddrecc[11:0]  injectdbiterr rsta_busy  eccpipece rstb_busy  sleep s_axi_sbiterr  deepsleep s_axi_dbiterr  shutdown s_axi_rdaddrecc[11:0]  s_aclk	+ BRAM_PORTA  + BRAM_PORTB  regcea sbiterr  regceb dbiterr  injectsbiterr rdaddrecc[11:0]  injectdbiterr rsta_busy  eccpipece rstb_busy  sleep s_axi_sbiterr  deepsleep s_axi_dbiterr  shutdown s_axi_rdaddrecc[11:0]  s_aclk  s_aresetn	THE RESERVE OF THE PARTY OF THE			
BRAM_PORTB  gcea sbiterr  gceb dbiterr  jectsbiterr rdaddrecc[11:0]  jectdbiterr rsta_busy  copiece rstb_busy  eep s_axi_sbiterr  geepsleep s_axi_dbiterr	+ BRAM_PORTB         regcea       sbiterr         regceb       dbiterr         injectsbiterr       rdaddrecc[11:0]         injectdbiterr       rsta_busy         eccpipece       rstb_busy         sleep       s_axi_sbiterr         deepsleep       s_axi_dbiterr         shutdown       s_axi_rdaddrecc[11:0]         s_aclk	+ BRAM_PORTB  regcea sbiterr  regceb dbiterr  injectsbiterr rdaddrecc[11:0]  injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn	+ AXILITE			
egcea sbiterr egceb dbiterr jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy ccpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	regcea sbiterr regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	regceb dbiterr regceb reddrecc[11:0] injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn	+ BRAM_P			
rgceb dbiterr jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy ccpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	regceb dbiterr injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn		ONID		shiterr
jectsbiterr rdaddrecc[11:0] jectdbiterr rsta_busy cpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	injectsbiterr rdaddrecc[11:0] injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn				
jectdbiterr rsta_busy ccpipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	injectdbiterr rsta_busy eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn		rr	rdado	
copipece rstb_busy eep s_axi_sbiterr eepsleep s_axi_dbiterr	eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	eccpipece rstb_busy sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn	LEVIA CONSTRUCTOR			
eep s_axi_sbiterr eepsleep s_axi_dbiterr	sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	sleep s_axi_sbiterr deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn				
eepsleep s_axi_dbiterr	deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk	deepsleep s_axi_dbiterr shutdown s_axi_rdaddrecc[11:0] s_aclk s_aresetn	(0.11)			
	s_aclk	s_aclk s_aresetn			100	
nutdown s_axi_rdaddrecc[11:0]	157 G 20	s_aresetn	shutdown		s_axi_rdado	drecc[11:0]
2.36			s_aclk			
acik	2 aleseni	a sui interbebitane	s_aresetn			
		s_axr_injectabitett	s axi injer	tsbiterr		
	s_axi_injectsbiterr	William Control of the Control of th	a Tana Talan			
			eccpipece sleep deepsleep shutdown s_aclk		s_ s_	rstb_bus axi_sbite axi_dbite
acik	S dresell		s aresetn			
aresetn axi_injectsbiterr	s_axi_injectsbiterr s_axi_injectdbiterr		1997	SECRETARIO DE		

line Stages within Mux 0	
mory Initialization	
☑ Load Init File	
Coe File///Desktop/data_mem.coe	<b>⊘</b> Edit
✓ Fill Remaining Memory Locations	
Remaining Memory Locations (Hex) 0	
tructural/UniSim Simulation Model Options  Defines the type of warnings and outputs are generated when a	
read-write or write-write collision occurs.	
Collision Warnings All ~	
ehavioral Simulation Model Options	



1 Documentation 🗀 IP Location C Switch to Defaults

