

# Optional Lecture 2


## Basic Memory Hierarchy Concepts


- The pyramid of memory levels (Ch. 4.2)
- Cache hierarchy (parts of Ch. 4.3)
  - ✓ Cache mapping and organization (4.3.1)
  - ✓ Replacement policies (4.3.2)
  - ✓ Write policies (4.3.3)
  - ✓ Cache hierarchy performance (4.3.4)





# The Locality Principle (Ch 4.2)



















































# **Cache Mapping Policies and Organizations (Ch 4.3.1)**



# A Simple Cache Design



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	



## Instruction memory

0	LABEL: LD R2,0(R10)
4	LD R3,0(R11)
8	ADD R1,R2,R3
12	SD 0(R12),R1
16	SUBI R4,R4,#1
20	ADDI R10,R10,#4
24	ADDI R11,R11,#4
28	ADDI R12,R12,#4
32	BNEZ R4,LABEL
36	
40	
44	
48	
...	
...	
124	
127	

**Memory blocks –  
16 bytes each**



**Question:**  
How many blocks  
does the memory  
contain?

**Answer:**  
 $128/16 = 8$



## Instruction memory

0	<b>Memory Block 0</b>
16	<b>Memory Block 1</b>
32	<b>Memory Block 2</b>
48	<b>Memory Block 3</b>
64	<b>Memory Block 4</b>
80	<b>Memory Block 5</b>
96	<b>Memory Block 6</b>
112	<b>Memory Block 7</b>
127	



## Instruction memory

<b>Memory Block 0</b>
<b>Memory Block 1</b>
<b>Memory Block 2</b>
<b>Memory Block 3</b>
<b>Memory Block 4</b>
<b>Memory Block 5</b>
<b>Memory Block 6</b>
<b>Memory Block 7</b>

## Instruction cache

<b>0</b>	
<b>16</b>	
<b>32</b>	
<b>48</b>	
<b>63</b>	





## Instruction memory

0	Memory Block 0
16	Memory Block 1
32	Memory Block 2
48	Memory Block 3
64	Memory Block 4
80	Memory Block 5
96	Memory Block 6
112	Memory Block 7
127	

## Instruction cache

0	Block Frame 0
16	Block Frame 1
32	Block Frame 2
48	Block Frame 3
63	

### Question:

Where do we place  
memory blocks  
4 – 7?

### Answer:

Memory block N is  
placed in cache block  
frame  $N \bmod 4$ . For  
example, memory block 6  
is placed in cache block  
frame 2.




## Instruction memory

0	Memory Block 0
16	Memory Block 1
32	Memory Block 2
48	Memory Block 3
64	Memory Block 4
80	Memory Block 5
96	Memory Block 6
112	Memory Block 7
127	

## Instruction cache

0	Block Frame 0
16	Block Frame 1
32	Block Frame 2
48	Block Frame 3
63	



### Instruction memory

0	<b>Memory Block 0</b>
16	<b>Memory Block 1</b>
32	<b>Memory Block 2</b>
48	<b>Memory Block 3</b>
64	<b>Memory Block 4</b>
80	<b>Memory Block 5</b>
96	<b>Memory Block 6</b>
112	<b>Memory Block 7</b>
127	

### Instruction cache

0	<b>Block Frame 0</b>
16	<b>Block Frame 1</b>
32	<b>Block Frame 2</b>
48	<b>Block Frame 3</b>
63	

#### Question:

How do we distinguish between memory blocks 0 and 4, blocks 1 and 5, blocks 2 and 6, and blocks 3 and 7?



### Instruction memory

0	<b>Block 0</b>
16	<b>Block 1</b>
32	<b>Block 2</b>
48	<b>Block 3</b>
64	<b>Block 4</b>
80	<b>Block 5</b>
96	<b>Block 6</b>
112	<b>Block 7</b>
127	

### Instruction cache

<b>Tag Block 0</b>	0	<b>Block Frame 0</b>
<b>Tag Block 1</b>	16	<b>Block Frame 1</b>
<b>Tag Block 2</b>	32	<b>Block Frame 2</b>
<b>Tag Block 3</b>	48	<b>Block Frame 3</b>
	63	



Block address: 3 bits

Block 0: 000

Block 1: 001

Block 2: 010

Block 3: 011

Block 4: 100

Block 5: 101

Block 6: 110

Block 7: 111

The Tag is a single bit

$$\frac{\text{Memory Size}}{\text{Cache Size}} = N \Rightarrow \log_2 N \text{ tag bits}$$

### Question:

How many tag bits are needed if the memory is 64 Gbytes and the cache is 1 Mbytes?


### Answer:


Number of memory blocks that map to the same block frame is

$$64 \text{ Gbytes} / 1 \text{ Mbytes} = 64 \times 1024.$$

$$\log_2(64 \times 1024) = 16 \text{ bits.}$$

$$\frac{\text{Memory Size}}{\text{Cache Size}} = N \Rightarrow \log_2 N \text{ tag bits}$$





Memory address ( $\log_2 128 = 7$  bits):

6	6 5	4 3	0
Tag	Block	Offset	

**Question:**

How many bits would be required for Tag, Block and offset for a memory of 1024 bytes divided into blocks of 32 bytes and a cache containing 4 blocks?

**Answer:**

- Tag bits:  $\log_2(\text{Memory size}/\text{Cache size}) = \log_2(1024/(4 \times 32)) = 3$  bits
- Block bits: 4 blocks, so 2 bits
- Offset bits: 32 bytes, so 5 bits
- Memory address: 10 bits






# Set-Associative Caches





## Data memory


0	A: Mem. Block 0
16	Mem. Block 1
32	B: Mem. Block 2
48	Mem. Block 3
64	C: Mem. Block 4
80	Mem. Block 5
96	Mem. Block 6
112	Mem. Block 7
127	


## Data cache















## Data memory

0	A: Mem. Block 0
16	Mem. Block 1
32	B: Mem. Block 2
48	Mem. Block 3
64	C: Mem. Block 4
80	Mem. Block 5
96	Mem. Block 6
112	Mem. Block 7
127	


## Fully associative cache

Tag Way 0	
Tag Way 1	
Tag Way 2	
Tag Way 3	






## FULLY ASSOCIATIVE CACHE




## 2-WAY ASSOCIATIVE CACHE

Data memory



## 2-WAY ASSOCIATIVE CACHE



**Question:**  
Why is the tag field 2 bits?



**Answer:**

We have to determine how many blocks that can map to a given block frame. There are eight memory blocks and half of them will be mapped to Set 0 and half to Set 1. So there are four memory blocks that can be mapped to a given block frame.



# **Replacement Policies**

## **(Ch 4.3.2)**



### Data memory

0	A: Mem. Block 0
16	Mem. Block 1
32	B: Mem. Block 2
48	Mem. Block 3
64	C: Mem. Block 4
80	Mem. Block 5
96	Mem. Block 6
112	Mem. Block 7
127	

### Fully associative cache

Tag Way 0	Mem. Block 0
Tag Way 1	Mem. Block 1
Tag Way 2	Mem. Block 2
Tag Way 3	Mem. Block 3

**The Cache Replacement Algorithm determines which block should be replaced.**



## Least Recently Used (LRU)

### Fully associative cache


Tag Way 0	Mem. Block 0	3
Tag Way 1	Mem. Block 1	2
Tag Way 2	Mem. Block 2	1
Tag Way 3	Mem. Block 3	0




## **Write Policies (Ch 4.3.3)**











Read hits: 1ns  
Read miss: 100 ns

Write hits: 100 ns  
Write miss: 100 ns

## THE WRITE-THROUGH POLICY







Read hits: 1ns  
Read miss: 100 ns

Write hits: 1 ns  
Write miss: 100 ns

**THE WRITE-BACK POLICY**

**NEED TO KEEP TRACK OF  
MODIFIED BLOCKS**



# Cache Performance


## (Ch 4.3.4)



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	


## Direct-mapped Instruction cache



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache



**1 MISS**  
**3 HITS**



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache

<b>LABEL: LD R2,0(R10)</b> <b>LD R3,0(R11)</b> <b>ADD R1,R2,R3</b> <b>SD 0(R12),R1</b>
<b>SUBI R4,R4,#1</b> <b>ADDI R10,R10,#4</b> <b>ADDI R11,R11,#4</b> <b>ADDI R12,R12,#4</b>
<b>Block frame 2</b>
<b>Block frame 3</b>

**1 MISS**  
**3 HITS**





## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache

<b>LABEL: LD R2,0(R10)</b> <b>LD R3,0(R11)</b> <b>ADD R1,R2,R3</b> <b>SD 0(R12),R1</b>
<b>SUBI R4,R4,#1</b> <b>ADDI R10,R10,#4</b> <b>ADDI R11,R11,#4</b> <b>ADDI R12,R12,#4</b>
<b>BNEZ R4,LABEL</b>
<b>Block frame 3</b>

**1 MISS**  
**0 HITS**



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache

<b>LABEL: LD R2,0(R10)</b> <b>LD R3,0(R11)</b> <b>ADD R1,R2,R3</b> <b>SD 0(R12),R1</b>
<b>SUBI R4,R4,#1</b> <b>ADDI R10,R10,#4</b> <b>ADDI R11,R11,#4</b> <b>ADDI R12,R12,#4</b>
<b>BNEZ R4,LABEL</b>
<b>Block frame 3</b>

**4 HITS**



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache

<b>LABEL: LD R2,0(R10)</b> <b>LD R3,0(R11)</b> <b>ADD R1,R2,R3</b> <b>SD 0(R12),R1</b>
<b>SUBI R4,R4,#1</b> <b>ADDI R10,R10,#4</b> <b>ADDI R11,R11,#4</b> <b>ADDI R12,R12,#4</b>
<b>BNEZ R4,LABEL</b>
<b>Block 3</b>

**4 HITS**



## Instruction memory

0	<b>LABEL: LD R2,0(R10)</b>
4	<b>LD R3,0(R11)</b>
8	<b>ADD R1,R2,R3</b>
12	<b>SD 0(R12),R1</b>
16	<b>SUBI R4,R4,#1</b>
20	<b>ADDI R10,R10,#4</b>
24	<b>ADDI R11,R11,#4</b>
28	<b>ADDI R12,R12,#4</b>
32	<b>BNEZ R4,LABEL</b>
36	
40	
44	
48	
...	
...	
124	
127	

## Direct-mapped Instruction cache

<b>LABEL: LD R2,0(R10)</b> <b>LD R3,0(R11)</b> <b>ADD R1,R2,R3</b> <b>SD 0(R12),R1</b>
<b>SUBI R4,R4,#1</b> <b>ADDI R10,R10,#4</b> <b>ADDI R11,R11,#4</b> <b>ADDI R12,R12,#4</b>
<b>BNEZ R4,LABEL</b>
<b>Block frame 3</b>

**1 HIT**




**Number of instruction fetches:  $100 \times 9 = 900$**   
**Number of MISSES: 3**  
**Number of HITS: 897**



## Data memory

0	A: <b>Block 0</b>
16	<b>Block 1</b>
32	B: <b>Block 2</b>
48	<b>Block 3</b>
64	C: <b>Block 4</b>
80	<b>Block 5</b>
96	<b>Block 6</b>
112	<b>Block 7</b>
127	

## 4-Way Set Associative Data cache (4 Blocks)



### Question:

Why is a 4-way associative cache with this configuration equivalent with a fully associative cache?

### Answer:

Because the cache is configured with four blocks only.



### Data memory

0	A: Block 0
16	Block 1
32	B: Block 2
48	Block 3
64	C: Block 4
80	Block 5
96	Block 6
112	Block 7
127	

### 4-Way Set Associative Data cache (4 Blocks)

Block 0	1 MISS
Block 2	1 MISS
Block 4	1 MISS

**First iteration**



### Data memory

0	A: Block 0
16	Block 1
32	B: Block 2
48	Block 3
64	C: Block 4
80	Block 5
96	Block 6
112	Block 7
127	

### 4-Way Set Associative Data cache (4 Blocks)

Block 0	1 HIT
Block 2	1 HIT
Block 4	1 HIT

**Second iteration**





### Data memory

0	A: Block 0
16	Block 1
32	B: Block 2
48	Block 3
64	C: Block 4
80	Block 5
96	Block 6
112	Block 7
127	

### 4-Way Set Associative Data cache (4 Blocks)

Block 0	1 HIT
Block 2	1 HIT
Block 4	1 HIT

**Third iteration**



**Data memory**

0	A: <b>Block 0</b>
16	<b>Block 1</b>
32	B: <b>Block 2</b>
48	<b>Block 3</b>
64	C: <b>Block 4</b>
80	<b>Block 5</b>
96	<b>Block 6</b>
112	<b>Block 7</b>
127	

**4-Way Set Associative Data cache (4 Blocks)**

<b>Block 0</b>	<b>1 HIT</b>
<b>Block 2</b>	<b>1 HIT</b>
<b>Block 4</b>	<b>1 HIT</b>

**Fourth iteration**



### Data memory

0	A: Block 0
16	Block 1
32	B: Block 2
48	Block 3
64	C: Block 4
80	Block 5
96	Block 6
112	Block 7
127	

### 4-Way Set Associative Data cache (4 Blocks)

Block 1
Block 3
Block 5

1 MISS

1 MISS

1 MISS

**Fifth iteration**




**Number of data accesses:  $100 \times 3 = 300$**

**Number of MISSES: 75**

**Number of HITS: 225**





$$T = IC \times (CPI_0 + MPI \times MP) \times TPC$$



**Total number of misses:  $3+75 = 78$**

**Total number of instructions: 900**

**Miss rate Per Instruction (MPI):  $78/900 = 0.087$**

**$CPI = 1 + 0.087 \times 20 = 2.74$**



```

LABEL: LD R2, 0(R10)
      LD R3, 0(R11)
      UNUSED
      ADD R1,R2,R3
      SD 0(R12), R1
      SUBI R4,R4,#1
      ADDI R10,R10,#4
      ADDI R11,R11,#4
      ADDI R12,R12,#4
      BNEZ R4, LABEL
      UNUSED
      UNUSED

```


Type	Instruction Count (IC)	CPI	CPI x TPC [ns]
ALU	100 x 5 = 500	2.74	2.74
Load	100 x 2 = 200	3.24 <sup>1</sup>	3.24
Store	100 x 1 = 100	2.74	2.74
Control	100 x 1 = 100	4.74	4.74


<sup>1</sup> 2.74 + 1 delay/2 because there are 2 loads


$$T = 500 \times 2.74 + 200 \times 3.24 + 100 \times 2.74 + 100 \times 4.74 = 2.8 \text{ us}$$














## You should know by now

- The locality principle
- Cache mapping principles and cache organizations
- Replacement policies
- Write policies
- Cache hierarchy performance models

