
Lecture 6

Chip multiprocessors


- Multithreading techniques (Sections 5.2.1, 8.3)
 - ✓Interleaved (fine-grain) multithreading
 - √ Block (coarse-grain) multithreading
 - √ Simultaneous multithreading
- Cache coherence solutions (Sections 5.4.1-5.4.3)

Multicore Programming Model


Architecture Model of a Multicore System



Programming Model of a Multicore System




Thread-Level Parallelism



Thread: program code run on **one** physical processor

Goal: Parallel Execution



K

- f fraction of serial code
- See Amdahl's Law

Discussion:

What are the sources for sub-linear speedup?

Question:

Assume that 90% of a sequential program can be parallelized.

What is the maximum speedup we can get?


Answer:

According to Amdahl's Law:


$$SP = 1/(f - (1-f)/P)$$


Hence, SP<1/f = 1/(1-0.90) = 10


Multithreading (Sections 5.2.1, 8.3)



Four programs (threads) could overlap the latency **Utilization:** 100%!








Interleaved Multithreading

Blocked Multithreading


Simultaneous Multithreading





Interleaved Multithreading

Blocked Multithreading

Simultaneous Multithreading








Hazards have less impact. Can hide long latencies

Question:

How many threads are needed to eliminate the cycles lost for control hazards in the multithreaded pipeline below?

Answer:

Four threads



UNUSED UNUSED UNUSED

BNEZ R1, LOOP

T4

T3

T2

Reg

T1

R€


T1: BNEZ R1, LOOP


Question:

How many cycles are unused if T1 experiences a cache miss that takes 10 cycles to serve?

Answer:


5 cycles are unused. T2 can make use of half of the cycles.





Interleaved Multithreading Cycle X **Blocked Multithreading** Reg Simultaneous Multithreading T1 IF/TS TS/ID ID/EX EX/MEM MEM/WB PC1 MUX TS IF ID EX MEM -WB PC2 Miss Thread selection Write B. **Fetch** Select Decode **Execute** Mem T1 T1 T1 T1 T1 T1


Must be flushed



Only effective for long-latency operations Significant overhead in deep out-of-order pipelines


Interleaved Multithreading
Blocked Multithreading

Simultaneous Multithreading



Interleaved Multithreading
Blocked Multithreading

Simultaneous Multithreading



Cache Coherence Solutions (Sections 5.4.1-5.4.3)

Latest Write to a Location: Single Processor

Notation:

- Processor i reads from location X: R_i(X)
- Processor i writes a value Y to location X: W_i(X)=Y

Example: Consider the following sequence of reads and writes to location X:

$$W_i(X)=1 \longrightarrow R_i(X) \longrightarrow W_i(X)=2 \longrightarrow R_i(X) \longrightarrow W_i(X)=3 \longrightarrow R_i(X)$$

Question:

What value is returned by the last read request?

Answer:

The returned value is 3 because it is reflected **by the latest write** to location X.

Latest Write to a Location: Two Processors

Example: Consider the following sequence of reads and writes to location X from two processors 1 and 2:

$$W_1(X)=1 \longrightarrow R_1(X) \longrightarrow W_1(X)=2 \longrightarrow R_1(X) \longrightarrow W_1(X)=3 \longrightarrow R_1(X)$$
 $W_2(X)=4 \longrightarrow R_2(X) \longrightarrow W_2(X)=5 \longrightarrow R_2(X) \longrightarrow W_2(X)=6 \longrightarrow R_2(X)$

Question:

What value is returned by the last read request from processor 1?

Answer:

It all depends on the order by which writes arrive at memory!

Latest Write to a Location: Two Processors – One Scenario

$$W_1(X)=1$$
 $R_1(X)$ $W_1(X)=2$ $R_1(X)$ $W_1(X)=3$ $R_1(X)$ $R_2(X)$ $R_2(X)$ $R_2(X)$ $R_2(X)$ $R_2(X)$

Program-order relationHappens-before relation

Question:

What value is returned by the last read request from processor 1?

Answer:

Now it's unambiguously 6 because the last write from Processor 2 is the last write.

Latest Write to a Location: Two Processors – Another Scenario

$$W_1(X)=1$$
 \longrightarrow $R_1(X)$ \longrightarrow $W_1(X)=2$ \longrightarrow $R_1(X)$ \longrightarrow $W_2(X)=3$ \longrightarrow $R_1(X)$ \longrightarrow $W_2(X)=4$ \longrightarrow $W_2(X)=5$ \longrightarrow $W_2(X)=6$ \longrightarrow $W_2(X)=6$

Happens-before relation

Question:

What value is returned by the last read request from processor 2?

Answer:

It's unambiguously 3 and the last write from Processor 1 is the last write.

Definition: Cache Coherence

Two executions:

$$W_{1}(X)=1 \longrightarrow R_{1}(X) \longrightarrow W_{1}(X)=2 \longrightarrow R_{1}(X) \longrightarrow W_{1}(X)=3 \longrightarrow R_{1}(X)$$

$$W_{2}(X)=4 \longrightarrow R_{2}(X) \longrightarrow W_{2}(X)=5 \longrightarrow R_{2}(X) \longrightarrow W_{2}(X)=6 \longrightarrow R_{2}(X)$$

$$W_{1}(X)=1 \longrightarrow R_{1}(X) \longrightarrow W_{1}(X)=2 \longrightarrow R_{1}(X) \longrightarrow W_{1}(X)=3 \longrightarrow R_{1}(X)$$

$$W_{2}(X)=4 \longrightarrow R_{2}(X) \longrightarrow W_{2}(X)=5 \longrightarrow R_{2}(X) \longrightarrow W_{2}(X)=6 \longrightarrow R_{2}(X)$$

For any execution (beyond the two shown) a memory system is coherent if:

- Memory operations form one serial order with respect to the same memory location
- Memory operations from each thread respect program order
- The value returned by a read is the value of the latest write in the serial order

Why Coherence is Important!

Assume A=0, initially

Programmer expectation:

If first read from P2 returns a value X, second read must return a value >=X

Examples of correct (coherent) interleavings:

$$W_1(A)=1 \longrightarrow R_{21}(A) \longrightarrow W_1(A)=2 \longrightarrow R_{22}(A)$$

 $R_{21}(A) \longrightarrow W_1(A)=1 \longrightarrow W_1(A)=2 \longrightarrow R_{22}(A)$

Examples of incorrect (incoherent) interleavings:

$$W_1(A)=2 \longrightarrow R_{21}(A) \longrightarrow W_1(A)=1 \longrightarrow R_{22}(A)$$

$$W_1(A)=1 \longrightarrow R_{22}(A) \longrightarrow W_1(A)=2 \longrightarrow R_{21}(A)$$

Assume A=0, initially

P1

A=1 $W_1(A)=1$ =A $R_{21}(A)$ A=2 $W_1(A)=2$ =A $R_{22}(A)$

Question:


List all correct serial orders of the program and what R_{21} and R_{22} return in each case.

Answer:

					R ₂₁ (A)	R ₂₂ (A)
S1	R ₂₁ (A)	R ₂₂ (A)	W₁(A)=1	W₁(A)=2	0	0
S2	R ₂₁ (A)	W₁(A)=1	R ₂₂ (A)	W₁(A)=2	0	1
S3	R ₂₁ (A)	$W_1(A)=1$	$W_1(A)=2$	R ₂₂ (A)	0	2
S4	$W_1(A)=1$	R ₂₁ (A)	R ₂₂ (A)	$W_1(A)=2$	1	1
S5	W₁(A)=1	R ₂₁ (A)	W ₁ (A)=2	R ₂₂ (A)	1	2
S6	W ₁ (A)=1	$W_1(A)=2$	R ₂₁ (A)	R ₂₂ (A)	2	2

Snoopy Cache Coherence Protocols


The Cache Coherence Problem



Write-back caches

Write-through caches

A Simple Snoopy Cache Protocol



Write-through caches

Implementing the Simple Cache Protocol

Processor-side requests:

- Processor read PrRd
- Processor write PrWr


Cache states per block:


- Valid V
- InValid I


BusWr/--BusRdX/--


Bus-side requests:


- Bus read BusRd
- Bus read exclusive (inval.) BusRdX
- Bus write (inval.) BusWr














Question:

What transactions are launched in response to a write request issued by P2?


A=2

A=2

A=2

P1

P2



BusRdX/--

BusWr/--PrRd/--BusRdX/-PrWr/BusWr


> BusWr/--BusRdX/--

PrRd/BusRd


PrWr/BusRdX

PrRd/--

PrWr/BusWr



MSI – A Write-Back Cache-Protocol 1(3)




 Writes carried out locally if block is **not** shared



Write-back caches

MSI – A Write-Back Cache-Protocol 2(3)



Write-back caches

MSI – A Write-Back Cache-Protocol 3(3)

A=1

Subsequent writes from P1 happen locally in P1's cache



Write-back caches

MSI – State Transition Diagram

