Lecture 7

Very Large Instruction Word (VLIW)

- VLIW architectures and scheduling techniques (Ch. 3.5)
 - ✓ VLIW architecture (3.5.2)
 - ✓ VLIW and loop unrolling (3.5.3)
 - ✓ VLIW and software pipelining (3.5.4)
 - ✓ Non-cyclic VLIW scheduling (3.5.5)
 - ✓ Predicated instructions (3.5.6)

Static Scheduling: Revisiting Pipeline Design (Ch 3.5.2)


Duality of Dynamic and Static Techniques

- Instruction scheduling: Compiler moves instructions.
 Same issues: data-flow and exception model
- Software register renaming for WAW and WAR hazards
- Memory disambiguation must be done by the compiler
- Branch prediction scheme: static prediction
- Speculation: speculate based on static branch prediction.
 Test dynamically and execute patch-up/recovery code if the speculation fails

Sometimes there is no need to speculate because the compiler knows the structure of the program (e.g. loops)



VLIW (Very-Long Instruction Word) Architectures



- Pipeline is simple with no hazard detection
- Compiler schedules instructions in "packets" or long instruction words (two memory, two floating-point and an integer operation in the example)
- Forwarding helps but is not needed



Program Example

INSTR. PRODU <i>C</i> ING RESULT	INSTR. USING RESULT	LATENCY
FP ALU op	FP ALU op	2
LOAD DOUBLE	FP ALU op	1,
STORE DOUBLE	LOAD DOUBLE	0
INTLOAD	INT ALU op/Branch	1
BRANCH DELAY SLOT	N/A	2

CONSIDER THE FOLLOWING PROGRAM:

```
FOR (i = 1000; i > 0; i = i-1)

×[i] = ×[i] + s

which is compiled into:

Loop: L.D FO, O(R1)
```

L.D F0, O(R1)
ADD.D F4, F0, F2
S.D F4, O(R1)
SUBI R1,R1,#8
BNE R1,R2, Loop
NOOP

Compiler scheduling

- Local (inside a basic block) or global (across basic blocks)
- Cyclic (loop unrolling or software pipelining) or non-cyclic (trace scheduling)



Loop Unrolling for VLIW (Ch 3.5.3)

VLIW – Loop Unrolling

UNROLL LOOP 7 TIMES--VLIW PROGRAM:

Clock	MemOp1	MemOp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	L.D F6,-8(R1)			
2	L.D F10,-16(R1)	L.D F14,-24(R1)			
3	I D F18 32/D1\	I D F22 40/D1\	ADD D E4 E0 E2	ADD D E8 E4 E2	
4	L.D F26,-48(R1)	UNUSED	ADD.D F12,F10,F2	ADD.D F16,F14,F2	UNUSED
5			ADD D E20 E10 E2	ADD D E24 E22 E2	
6	S.D 0(R1),F4	S.D -8(R1),F8	ADD.D F28,F26,F2		SUBI R1,R1,#56
7	S.D 40(R1),F12	S.D 32(R1),F16			BNE R1,R2,Clock1
8	S.D 24(R1),F20	S.D 16(R1),F24			
9	S.D 8(R1),F28				

Issues with loop unrolling

- Code size
 - Empty slots
- Register pressure
 - Binary compatibility
 - Limited scope for ILP exploitation

Quiz 7.1

UNROLL LOOP 7 TIMES--VLIW PROGRAM:

Clock	MemOp1	MemOp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	L.D F6,-8(R1)			
2	L.D F10,-16(R1)	L.D F14,-24(R1)			
3	L.D F18,-32(R1)	L.D F22,-40(R1)	ADD.D F4,F0,F2	ADD.D F8,F6,F2	
4	L.D F26,-48(R1)		ADD.D F12,F10,F2	ADD.D F16,F14,F2	
5			ADD.D F20,F18,F2	ADD.D F24,F22,F2	
6	S.D 0(R1),F4	S.D -8(R1),F8	ADD.D F28,F26,F2		SUBI R1,R1,#56
7	S.D 40(R1),F12	S.D 32(R1),F16			BNE R1,R2,Clock1
8	S.D 24(R1),F20	S.D 16(R1),F24			
9	S.D 8(R1),F28				

Which of the following statements are correct assuming that all instructions take a single cycle to execute

- a) IPC = 5
- b) IPC = 23/9
- c) The number of unused slots is 21

Software Pipelining for VLIW (Ch 3.5.4)

Loop: L.D F0,0(R1) O1
ADD.D F4,F0,F2 O2
S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

Loop: L.D F0,0(R1) O1

ADD.D F4,F0,F2 O2 S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INST1	01					/
INST2		O1			KED	IEI .
INST3	O2	? 	01		KER	17
INST4	5700 Factor	O2	(2.4)	01		
INST5		1 	O2		01	
INST6	O3			O2		01
INST7		О3			O2	
INST8			О3	==	==	O2



Loop: L.D F0,0(R1) O1

ADD.D F4,F0,F2 O2 S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

Time

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INCT1		11152	HES	11124	11123	11120
INST1	01	01				
INST2		O1			KER	WEL
INST3	O2	:	01			
INST4		O2	-	01		
INST5		1	O2		01	
INST6	O3			O2		01
INST7		O3	S %:		O2	1
INST8			O3		-1-1	O2



Loop: L.D

F0,0(R1) ADD.D F4,F0,F2

0(R1),F4 03 S.D

1 LOOP ITERATION PER CLOCK

Time

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INST1	01					1
INST2		01			KER	IEI
INST3	O2	,==	01		RER	1
INST4		O2	(111)	O1		
INST5		:==:	O2		01	
INST6	O3			O2		01
INST7		О3			O2	
INST8			О3	==	===	O2

Clock	MemOp1	MemOp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	S.D 40(R1),F4	ADD.D F4,F0,F2	NOOP	LOOPBR R1,R2,CLK1



Loop: L.D F0,0(R1) O1

ADD.D F4,F0,F2 O2 S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INST1	01					1
INST2		01			KER	IEI
INST3	O2	,==	01		RER	1
INST4		O2	(111)	O1		
INST5		:==:	O2		01	
INST6	O3			O2		01
INST7		О3			O2	
INST8			О3	==	===	O2

Time

Clock	MemOp1	MemOp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	S.D 40(R1),F4	ADD.D F4,F0,F2	NOOP	LOOPBR R1,R2,CLK1

Loop: L.D F0,0(R1) O1

ADD.D F4,F0,F2 O2 S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INST1	01					1
INST2		01			KER	IEI
INST3	O2	,—m	01		RER	1
INST4		O2	(111)	O1		
INST5		:==:	O2		01	
INST6	O3			O2		01
INST7		О3			O2	
INST8			О3	==	===	O2

Time

Clock	MemOp1	ManQp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	S.I 40(R1),F4	ADD.D F4,F0,F2	NOOP	LOOPBR R1,R2,CLK1

01

Loop: L.D F0,0(R1)

ADD.D F4,F0,F2 O2 S.D O(R1),F4 O3

1 LOOP ITERATION PER CLOCK

	ITE1	ITE2	ITE3	ITE4	ITE5	ITE6
INST1	01					/
INST2		O1			VED	IEI
INST3	O2	,	01		KER	7
INST4	E-0000 E-0000	O2	(111)	O1		
INST5		:	O2		01	
INST6	O3			O2		01
INST7		О3			O2	12-1
INST8			О3	==		O2

Time

KERNEL CODE: (WE HAVE 5 ITERATIONS BETWEEN LD AND SD


Clock	MemOp1	M	mQp2	FPOp1	FPOp2	Int/BROp
1	L.D F0,0(R1)	S.I	40(R1),F4	ADD.D F4,F0,F2	NOOP	LOOPBR R1,R2,CLK1

Data hazards

- RAW hazards are handled correctly
- For WAR hazards, use rotating registers (register renaming technique)




VLIW – Rotating Registers



LD F0,0(R1) ADD F4,F0,F2 SD F4,0(R1)

- Two iterations between LD and ADD; RR6 and RR4 point to same physical register
- Three iterations between ADD and SD; RR3 and RR0 point to same register





Let RR6 point to physical register X in iteration Y. There are 18 physical registers. Which of the following statements are correct?

- a) RR0 points to X after Y+13 iterations
- b) RR5 points to X after Y+17 iterations
- c) RR0 points to X after Y+6 iterations
- d) RR5 points to X after Y+1 iterations



VLIW – Slot Conflicts

- Restrict the number of slots: 1 LD/ST, 1 FP, 1 BR/INT
- Two LD/ST per iterations so two instructions for kernel

VLIW – Slot Conflicts

- Restrict the number of slots: 1 LD/ST, 1 FP, 1 BR/INT
- Two LD/ST per iterations so two instructions for kernel

	ITE1	ITE2	ITE3	ITE4
INST1	O1			
INST2				
INST3	O2	01	KERI	VEL
INST4	22			
INST5		O2	01	
INST6	O3			/
INST7			O2	O1
INST8		03	(<u>2</u> 2)	(2)

VLIW – Slot Conflicts

- Restrict the number of slots: 1 LD/ST, 1 FP, 1 BR/INT
- Two LD/ST per iterations so two instructions for kernel

	ITE1	ITE2	ITE3	ITE4
INST1	O1			
INST2				
INST3	O2	01	KERI	VEL
INST4	22			
INST5		O2	01	
INST6	O3			/
INST7			O2	O1
INST8		03	(<u>2</u> 2)	(2)

KERNEL CODE: STORE IS TWO ITERATIONS BEHIND THE LOAD; SUB MOVED UP

1 L.D F0,0(R1) ADD.D F4,F0,F2 SUB R	p	Int/BROp	FPOp1	MemOp1	Clock
		SUB R1	ADD.D F4,F0,F2	L.D F0,0(R1)	1
2 S.D 24(R1),F4 NOOP LOOPB	R	LOOPBR	NOOP	S.D 24(R1),F4	2

VLIW–Loop Carried Dependencies 1(3)

Loop carried dependency = dependency across loop iterations

```
for (i = 0; i < N; i++)

\{A[i+2] = A[i] +1;

B[i] = A[i+2]+1;\}
```

Dependency spans two loop iterations:

Loop:	L.D F0, O(R2)	01
	ADD.D F3, F0, F1	02
	ADD.D F4, F3, F1	03
	S.D F3, -16(R2)	04
	S.D F4, O(R3)	<i>O</i> 5
	SUBI R2, R2, 8	
	SUBI R3, R3, 8	
	BNE R2, R4, Loop	

Dependency is through memory; rotating registers do not help

Let's look at the data dependency graph!



Loop Carried Dependencies



VLIW-Loop Carried Dependencies 2(3)



L.D F0, O(R2)
ADD.D F3, F0, F1
ADD.D F4, F3, F1
S.D F3, -16(R2)
S.D F4, O(R3)
SUBI R2, R2, 8
SUBI R3, R3, 8
BNE R2, R4, Loop

O1 O2 O3 O4 O5 (2,1) (0,2) (0,3) (0,3) (0,3) (0,3)

 The cycle in the graph takes 6 cycles and spans two iterations; 3 cycles at least per iteration



VLIW-Loop Carried Dependencies 3(3)

	ITE1	ITE2	ITE3	ITE4	ITE5
INST1	01		PRO	LOGUE	
INST2	==				
INST3	O2				
INST4	220	01		KER	NEL
INST5		x==			
INST6	O3, O4	O2			
INST7			01		
INCT9		7 <u>—</u> —	/BE	1	
INST9	05	O3, O4	O2	EPI	LOGUE
INST10				O 1	
INST11			(==)		
INST12	1	05	O3, O4	O2	
INST13					01
INST14					
INST15			O5	O3, O4	O2

VLIW-Loop Carried Dependencies 3(3)

	ITE1	ITE2	ITE3	ITE4	ITE5
INST1	01		PRO	LOGUE	
INST2					
INST3	O2				
INST4		01		KER	NEL
INST5		1			
INST6	03, 04	O2			
INST7		(01		
INST8				1	
INST9	05	O3, O4	O2	EPI	LOGUE
INST10				01	
INST11					
INST12		O5	O3, O4	O2	
INST13					01
INST14					
INST15			05	O3, O4	O2

KERNEL (USING 2 LD/SD, 2 FP AND 1 BR/INT SLOTS)

Clock	MemOp1	MemOp2	FPOp1	FPOp2	Int/BROp
1	NOOP	L.D F0,0(R2)	NOOP	NOOP	SUB R2
2	NOOP	NOOP	NOOP	NOOP	SUB R3
3	S.D F3,-16(R2)	S.D F4,0(R3)	ADD.D F3,F0,F1	ADD.D F4,F3,F1	LOOPBR R2,R4,CLK1



Quiz 7.3


	ITE1	ITE2	ITE3	ITE4	ITE5
INST1	O1		PRO	LOGUE	
INST2					
INST3	O2				
INST4		01		KER	NEL
INST5		1.E.E.			
INST6	03, 04	O2			
INST7			01		
INST8		F-21	V = =N	1	
INST9	05	O3, O4	O2	EPI	LOGUE
INST10				O 1	
INST11					
INST12		O5	O3, O4	O2	
INST13					01
INST14					
INST15			05	O3, O4	O2

How many clocks does it take to execute all instructions in each of the original iterations?

- a) 3
- b) 6
- c) 9

Non-Cyclic Scheduling (Ch 3.5.5)

Non-Cyclic Scheduling



- Most likely path (A, B, C in the example) is established through profiling
- This path (A, B, C), called *trace*, forms a larger basic block of code for instruction scheduling
- Instruction scheduling respects RAW dependencies but can ignore control dependencies
- Must fix the execution on branch misspeculation so that misspeculated trace (A, D, C) is correctly executed.

Example

Original code

LW R4,0(R1)
ADDI R6,R4,#1
/* block A*/
BEQ R5,R4,LAB
LW R6,0(R2)
/*block B*/
/*block D* empty/
LAB: SW R6,0(R1)

Trace schedule

LW R4,0(R1)
ADDI R6,R4,#1
LW R6,0(R2)
BEQ R5,R4,LAB1
LAB2: SW R6,0(R1)
/* jump to second trace if prediction is wrong */
....

LAB1: ADDI R6,R4,#1

JLAB2


Optimized trace

LW R4,0(R1)

LW R6,0(R2)
BEQ R5,R4,LAB1
LAB2: SW R6,0(R1)
/* jump to second trace if prediction is wrong */

LAB1: ADDI R6,R4,#1

J LAB2



Most likely trace

CHALMERS Chalmers University of Technology

Quiz 7.4

Original code

LW R4,0(R1)
ADDI R6,R4,#1

/* block A*/
BEQ R5,R4,LAB
LW R6,0(R2)

/*block B*/

/*block D* empty/
LAB: SW R6,0(R1)

Trace schedule

LW R4,0(R1)

ADDI R6,R4,#1

LW R6,0(R2)

BEQ R5,R4,LAB1

LAB2: SW R6,0(R1)

/* jump to second trace if prediction is wrong */

LAB1: ADDI R6,R4,#1 J LAB2

Optimized trace

LW R4,0(R1)
LW R6,0(R2)
BEQ R5,R4,LAB1
LAB2: SW R6,0(R1)
/* jump to second trace if prediction is wrong */

LAB1: ADDI R6,R4,#1

J LAB2

Which of the following statements are correct?

- a)The "non-taken" trace consists of 1 more instruction in the original code compared to the optimized trace
- b)The "non-taken" trace consists of the same number of instructions in the original code and the optimized trace
- c)The "taken" optimized trace executes two more instructions than in the original code



Predicated Execution (Ch 3.5.6)

Predicated Instructions

 Trace scheduling works well if branches are highly biased (one trace is considerably more likely than another)

Predicated instruction = conditionally executed instruction

Example 1) CLWZ R1,0(R2),R3; if (R3)==0 then LW R1,0(R2)

- Only executed if condition is met; other No Operation
- Predication can be applied to any instruction
- Needs an additional operand a predicate register
- Longer instruction not a problem in VLIW




Example – Predicated Execution

Original code

LW R4,0(R1)
ADDI R6,R4,#1
BEQ R5,R4,LAB
LW R6,0(R2)
LAB: SW R6,0(R1)

Predicated code

LW R4,0(R1)
ADDI R6,R4,#1
SUB R3,R5,R4
CLWNZ R6,0(R2),R3
SW R6,0(R1)



What you should know by now

- VLIW architectures
 - Parallel simple pipelines
 - No support for dynamic scheduling
 - Assumes compiler does static scheduling
- VLIW and loop unrolling
 - Challenge is to fill operation slots
- VLIW and software pipelining
 - Renaming using rotating registers
 - Impact of slot conflicts
 - Impact of loop-carried dependencies
- Trace scheduling
- Predicated (conditional) instructions

