
## Lecture 3

## Instruction scheduling techniques

- Dynamically scheduled pipelines (Ch. 3.4)
  - ✓ Tomasulo's algorithm (3.4.1)


# Dynamic Instruction Scheduling

## **Limitations of Static Scheduling**



Five cycles later

## **Limitations of Static Scheduling**



#### **Question:**

How many cycles would the code need, ideally?


#### **Answer:**


One cycle per instruction yields eight cycles

D L.S F0,0(R1) (1)
L.S F1,0(R2) (1)
ADD.S F2,F1,F0 (2)
S.S F2,0(R1) (5)
ADDI R1,R1,#4 (1)
ADDI R2,R2,#4 (1)
SUBI R3,R3,#1 (1)

BNEZ R3, Loop (3)


IS ID EX WB IF Instruction Instruction Instruction Write Execute Decode/ Issue/Read Fetch Back Dispatch Operands





L.S F0,0(R1)

```
L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop
```



L.S F0,0(R1)

L.S F1,0(R2)

ADD.S F2,F1,F0


S.S F2,0(R1)

ADDI R1,R1,#4

ADDI R2,R2,#4


SUBI R3,R3,#1

BNEZ R3,Loop




L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1

BNEZ R3, Loop




L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop




Loop L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)

ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1

BNEZ R3, Loop




```
Loop L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop
```




Loop L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1

BNEZ R3, Loop




The ADDI R1,R1,#4 is being executed Out-of-program-order with respect to the S.S F2,0(R1)!

```
Loop L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop
```



```
L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop
```



```
L.S F0,0(R1)

L.S F1,0(R2)

ADD.S F2,F1,F0


S.S F2,0(R1)

ADDI R1,R1,#4

ADDI R2,R2,#4

SUBI R3,R3,#1

BNEZ R3,Loop
```



```
L.S F0,0(R1)

L.S F1,0(R2)

ADD.S F2,F1,F0


S.S F2,0(R1)

ADDI R1,R1,#4

ADDI R2,R2,#4

SUBI R3,R3,#1

BNEZ R3,Loop
```



```
L.S F0,0(R1)
L.S F1,0(R2)
ADD.S F2,F1,F0
S.S F2,0(R1)
ADDI R1,R1,#4
ADDI R2,R2,#4
SUBI R3,R3,#1
BNEZ R3,Loop
```

#### **Question:**

Consider the program below and determine how many cycles it takes to execute one iteration on the example pipeline.

```
Loop L.S F0,0(R1)

ADD.S F2,F1,F0

S.S F2,0(R1)

ADDI R1,R1,#4

SUBI R3,R3,#1

BNEZ R3,Loop
```

#### **Answer:**

We fill out the pipeline diagram below.

	C1	C2	<b>C3</b>	C4	<b>C5</b>	C6	<b>C7</b>	C8	<b>C9</b>	C10	C11	C12	C13
<b>I</b> 1	IF	ID	IS	EX	WB								
12		IF	ID	IS	EX	EX	EX	EX	EX	WB			
13			IF	ID	IS	IS	IS	IS	IS	EX	WB		
14				IF	ID	IS	EX	WB					
15					IF	ID	IS	EX	WB				
16						IF	ID	IS	EX	WB	WB	WB	

#### **Answer:**

It takes 12 cycles

I1:L.S F0,0(R1)
I2:ADD.S F2,F1,F0
I3:S.S F2,0(R1)
I4:ADDI R1,R1,#4
I5:SUBI R3,R3,#1
I6:BNEZ R3,Loop

#### **Question:**

In what order are the instructions fetched and in what order are they completed

	C1	C2	C3	C4	<b>C5</b>	C6	<b>C7</b>	<b>C8</b>	<b>C9</b>	C10	C11	C12	C13
<b>I</b> 1	IF	ID	IS	EX	WB								
12		IF	ID	IS	EX	EX	EX	EX	EX	WB			
13			IF	ID	IS	IS	IS	IS	IS	EX	WB		
14				IF	ID	IS	EX	WB					
15					IF	ID	IS	EX	WB				
16						IF	ID	IS	EX	WB	WB	WB	

#### **Answer:**

Fetch order = program order: 11,12,13,14,15


**Completion order:** 11, 14,15,12,13,16


## **Tomasulo algorithm**

### Structural hazards

Data hazards


Control hazards







Out-of-order execution => All data hazards show up!


Key recipe to resolve data hazards: register renaming!



**The Tomasulo Algorithm** 








Register renaming


ADD.S F2,F1,F0 S.S F2,0(R1)

..



...

ADD.S F2,F1,F0 S.S F2,0(R1)



...

ADD.S F2,F1,F0 S.S F2,0(R1)


••

# Resolution of Data Hazards in the Tomasulo algorithm

#### Read-After-Write (RAW)

Write-After-Read (WAR)

Write-After-Write (WAW)





Read-After-Write (RAW)

Write-After-Read (WAR)

Write-After-Write (WAW)


ADD.S F1,F3,F4 ADD.S F2,F1,F0 L.S(F1)0(R1)






...

ADD.S F2,F1,F0 L.S F1,0(R1)



...

ADD.S F2,F1,F0 L.S F1,0(R1)



Read-After-Write (RAW)

Write-After-Read (WAR)

Write-After-Write (WAW)




#### **Question:**


How is this WAW hazard eliminated by Tomasulo algorithm?

#### **Answer:**

We will demonstrate this next.




ADD.S F2,F1,F0 L.S F2,0(R1)




...

ADD.S F2,F1,F0 L.S F2,0(R1)




...

ADD.S F2,F1,F0 L.S F2,0(R1)



•••

ADD.S F2,F1,F0 L.S F2,0(R1)



•••

ADD.S F2,F1,F0 L.S F2,0(R1)

#### **Question:**

Consider the following code segment:

I1: ADD F1,F2,F3

12: ADD F2,F4,F5

How many cycles will it take until I1 and I2 are completed assuming there are two floating-point execution units?

	<b>C1</b>	C2	C3	C4	<b>C5</b>	C6	<b>C7</b>	<b>C8</b>	<b>C9</b>	C10	C11	C12	C13
<b>I</b> 1	IF	ID	IS	EX	EX	EX	EX	EX	WB				
12		IF	ID	IS	EX	EX	EX	EX	EX	WB			

#### **Answer:**

In 9 and 10 cycles, respectively