

Design Report Form

Group number:8		
<i>RTL category</i>		
<i>Design Stage</i>	<i>Description</i>	<i>File Name</i>
RTL Simulation	RTL Netlist file name	triangle.v
<i>Gate-Level category</i>		
<i>Design Stage</i>	<i>Description</i>	<i>File Name</i>
Pre-layout	Gate-Level Netlist file name	triangle_syn.v
Gate-level	Pre-layout sdf file name	triangle_syn.sdf
Simulation	The clock period of Gate-Level simulation	(4) ns
<i>Physical category</i>		
<i>Design Stage</i>	<i>Description</i>	<i>File Name or Value</i>
P&R	GDSII file name	triangle.gds
	Layout area	(198.390) um X (184.560) um
Post-layout	Post-layout Gate-Level file name	triangle_pr.v
Gate-level	Post-layout sdf file name	triangle_pr
Simulation	The clock period of Gate Level simulation	(1) ns
	Finishing time of Gate Level simulation	(780) ns