## **Design Report Form**

Group number:8				
RTL category				
Design Stage	Description		File Name	
RTL Simulation	RTL Netlist file name		triangle.v	
Gate-Level category				
Design Stage	Description		File Name	
Pre-layout	Gate-Level Netlist file name		triangle_syn.v	
Gate-level	Pre-layout sdf file name		triangle_syn.sdf	
Simulation	The clock period of Gate-Level simulation		( 4	) ns
Physical category				
Design Stage	Description		File Name or Value	
P&R	GDSII file name		triangle.gds	
	Layout area	(198.390) um X (184.560) um		
	Post-layout Gate-Level file name		triangle_pr.v	
Post-layout	Post-layout sdf file name		triangle_pr	
Gate-level	The clock period of Gate Level		( 1 ) 1	) ns
Simulation	simulation		,	, 115
	Finishing time of Gate Level simulation		(780) ns	