




# SAT-RAR

B07901020劉昀昇



# Outline

- Introduction
- Background
  - Fault model & Fault testability
  - Mandatory assignment
  - Necessary condition for redundant wire
  - General Idea
- Algorithm
- Implementation Issues

# Background

## Fault Model

- s-a-0
- s-a-1

## Fault Testability

- A fault is untestable if the fault can not be sensitized or be propagated to outputs

# Background

Mandatory assignment (MA)


- Logic implication on (1. fault sensitization, 2. fault propagation)
- MA is the union of (1.) and (2.)

They are only **necessary** conditions

# Background

## Example


1. Given two mandatory assignment  $MA(g6=0)$  and  $MA(g9=1)$
2. Make decision on  $g1=0$
3. Compute  $*MA(g6=0)$  considering the decision
4. Decision  $g1=0$  after  $MA(g9=1)$  implicates  $g2=1$ , which contradicts  $g2=0$  in  $*MA(g6=0)$
5. Let  $g_n$  be  $\neg((g_1, 0) \wedge (g_2, 0))$ , then  $(g_n \rightarrow g_d)$  will make  $w_t$  redundant



# Background

## Reason


- $g_6$  s-a-l fault is untestable because there is conflict in  $MA(g_6)$  after adding  $(g_n \rightarrow g_d)$ . Fault on  $w_t$  can not propagate through its dominator  $g_d$  because it's blocked by the edge added
- Edge  $(g_n \rightarrow g_d)$  is also redundant because  $g_n$  can not be the only controlling variable of  $g_d$



# Background

## Multiple decision


- Given decisions  $\{(g_1, v_1), (g_2, v_2), \dots (g_m, v_m)\}$  belongs  $MA(w_t)$ , previous  $m - 1$  terms are decision on top of  $MA(g_d)$ , and  $(g_m, v_m)$  belongs  $MA(w_t)$ .  $MA(g_d)$  has no conflict with the decision but produce an implication  $(g_m, \neg v_m)$
- Create the multiple-input AND gate  $g_n$  with input  $\{(g_1, v_1), (g_2, v_2), \dots (g_{m-1}, v_{m-1}), (g_m, v_m)\}$
- $(g_n, \circ g_d)$  or  $(g_n, g_d)$  is a valid edge, negating or not depending on gate type of  $g_d$
- We can also treat  $\{(g_1, v_1), (g_2, v_2), \dots (g_m, v_m)\}$  as  $m$  decisions, and there is conflict



# Background

## Explanation

- Fault on  $w_t$  can be activated, but can not propagate through  $w_d$ . The reason is that we can make the original input of  $w_d$  non-controlling under assignment  $MA(w_t)$
- Fault on  $w_d$  can not be activated since it implies  $(g_m, \neg v_m)$ , however now  $(g_m, v_m)$  is controlling assignment on added gate  $g_n$ , which leads to the conflict






# Background

- Construct an arbitrary circuit to replace target wire
- This may be expensive

General Case:

## Theorem 3 SRAR\_AND\_OR\_cir

Let  $\langle a_1, u_1 \rangle, \dots, \text{ and } \langle a_m, u_m \rangle$  belong to  $MA(w_t)$ , but not  $MA(g_d)$ . Suppose the decisions  $\langle a_1, u_1 \rangle, \dots, \text{ and } \langle a_m, u_m \rangle$  are made after  $MA(g_d)$  and lead to no conflict. Let  $\langle b_1, \neg v_1 \rangle, \dots, \text{ and } \langle b_n, \neg v_n \rangle$  be part of the implications derived from the decisions  $\langle a_1, u_1 \rangle, \dots, \text{ and } \langle a_m, u_m \rangle$ . If we make the decisions  $\langle b_1, \neg v_1 \rangle, \dots, \text{ and } \langle b_{n-1}, \neg v_{n-1} \rangle$  on top of  $MA(w_t)$ , and deduce an implication  $\langle b_n, v_n \rangle$ , then the gate  $AND(\langle a_1, u_1 \rangle, \dots, \langle a_m, u_m \rangle, OR(\langle b_1, \neg v_1 \rangle, \dots, \langle b_n, v_n \rangle))$ , when connected (possibly with inverter) to  $g_d$ , can be an alternative wire to replace  $w_t$ .



# Algorithm

Given  $w_t$  |

Redundancy check and copy implications to set  $\Phi_{wt}$  |

From  $w_t$  to output ( $i=k$  down to 0), for each  $g_{di}$ , only backtrack to level  $i$  to find MAs. If no conflict, generate  $MA(g_{di})$  |

2-Way RAR |

Select a gate from  $\Phi_{wt} - \Phi_i$  as the SAT decision |

**SAT-controlled RAR**, based on selected set of decision,  
If conflict, compute alternative wire  
Conflict driven learning can prune the decision tree

## Algorithm: SAT-Controlled RAR

```
1. SatRAR( $w_t$ ) { //  $w_t$ : target wire
2.    $A \leftarrow \emptyset$ ; // valid alternative wires
3.    $decisionLevel \leftarrow 0$ ;
4.   if (RedundancyCheck( $w_t$ ) has conflict)
5.     return REDUNDANT( $w_t$ );
6.   Copy current implications as  $\Phi_{wt}$ ; // = MA( $w_t$ )
7.   for  $i = k$  Down To 0 // For each dominator of  $w_t$ 
8.     Backtrack  $decisionLevel$  to  $i$ ;
9.     if (BCP(CNTR( $g_{di}$ )) has conflict)
10.      return REDUNDANT( $g_{di}$ );
11.    Copy current implications as  $\Phi_i$ ; // MA( $g_{di}$ )
12.    for_each ( $\{g_s | g_s \in \text{inverseImp}(\Phi_{wt}, \Phi_i)\}$ )
13.       $A += \text{MakeAltWire}(g_s, g_{di})$ ;
14.    for_each ( $\{g_s | g_s \in \Phi_{wt} - \Phi_i \wedge g_s \notin \text{fanoutCone}(g_{di})\}$ )
15.       $decisionLevel += 1$ ;
16.      if (Decision( $g_s$ ) has an inverse imp to MA( $w_t$ ))
17.        Let  $G$  = set of decisions that account for
18.          the inverse imp;
19.         $A += \text{MakeAltGate}(\text{AndGate}(G), g_{di})$ ;
20.      else if (Decision( $g_s$ ) has a conflict)
21.        Let  $G$  = set of decisions that lead to the
22.          conflict;
23.         $A += \text{MakeAltGate}(\text{AndGate}(G), g_{di})$ ;
24.        ConflictLearning();
25.    return  $A$ ;
26. }
```

# Incorporate SAT Solver into the Algorithm


## Variable

- Set each gate as a unique variable


## Constraint

- $MA(w_t)$  and  $MA(g_d)$ , for each decision level, combine the decision and  $MA(w_t)$  (More mandatory assignments will be generated)
- If UNSAT, then conflicts exists in decisions

# Algorithm



(a) Implication graph for  $MA(w_t)$  in Figure 1



(b) Implication graph for  $MA(g_7)$  and decision( $\neg d$ )

# Implementation Issues

- Parsing

Represent circuit in aiger format (convert a OR gate into a NAND gate with two inverted input)

- Preprocess

Find dominators of all nodes in  $O(V \cdot \lg(V))$

Find transitive closure of the circuit in  $O(V^2)$


- SAT-RAR algorithm

Modify MINISAT, use function “propagate” to compute mandatory assignment


Use “CancelUntil()” to back trace to desired level

- Construct a repaired circuit for verification

# Examples



$w_t(12, 13)$   
 level 1: 6  
 level 2: !11  
 level 3: 1 2 10  
 level 4: !4 !8 !9  
 $g_d = 13$   
 level 1: 6  
 level 2: !11  
 level 3: 1 2 10 !12  
 decide !8  
 conflict gid 9  
 $g_d = 14$   
 level 1: 6  
 level 2: !11 !13  
 decide !8  
 decide 10  
 .....



# Results

	#wire	#tar	#alt	#T	2-Way-rar	Rar-wire	Rar-gate
<b>C17</b>	8	3	3	0	2	0	1
<b>C432_r</b>	523	374	1039	0.25	1030	0	109
<b>C432</b>	531	355	1050	0.31	1024	0	26
<b>C499_r</b>	684	436	485	0.19	317	0	68
<b>C499</b>	1004	732	942	0.5	856	0	86
<b>C880</b>	699	261	355	0.23	181	0	174
<b>C1355</b>	1036	620	830	0.45	648	0	182
<b>C1908</b>	2304	1238	2249	18	1399	0	850
<b>C3540</b>	4038	2673	7274	31.69	2784	0	4490
<b>C5315</b>	5884	3926	6484	9.47	4688	0	1796
<b>C6288</b>	4320	2417	2417	33.07	1923	0	494
<b>C7552</b>	8746	5641	9284	21	6633	0	2651

# Issues

- A successful repairment

1. Fault on replaced wire can be activated, but can not propagate
2. Fault on replacing wire can not be activated

- (1) Can be handled by replaced  $w_t$  with either constant one or zero depending whether there is a inverter on this wire
- (2) Miter still return SAT even if we do not replace  $w_t$  with constant, that means the added wire is not redundant. To further explain, there exists cases that  $g_d$  's both two original inputs are 1 (MA), and AND gate  $g_n$  is 1.  $g_d$  is controlled by  $g_n$ .