

IEEE754-2008-Compliant RISC CPU with Quad-Shader GP-GPU-Compute Engine

Featuring: FloPoCo -Generated

Floating-Point Operators

- □ Performance:
 - 5 FLOPS per clock or 600 FLOPS in Kintex* 7 @ 125MHz
- ☐ For Xilinx Kintex 7, Kintex UltraScale, Kintex UltraScale+, Altera Stratix V and Arria 10 -sized FPGAs.
- □ Processors:
 - (1) 32-bit RISC CPU, (1) 32-bit Coarse-Grainded Schedulers, (4) interleaving, multi-threading, GP-GPU shaders (4 threads each), for a total of 16 interleaving threads.
- □ Dual-Operand, Pure "Mover" Architecture Not based on antiquated "load-store". Gets 4 times more work done than "load-store" operating at the same clock frequency.
- ☐ CPU, CGS and GP-GPUs execute the same SYMPL ISA instruction set.
- □ CPU and GP-GPUs have identical IEEE754-2008-compliant, memory-mapped, singleprecision floating-point operators, including: FADD, FSUB, FMUL, FDIV, FMA, DOT, SQRT, LOG, EXP, FTOI, ITOF.

For more information, contact:

sympl.gpu@gmail.com

Multi-threaded	Operators:
Multi-processor	F ADD
Dual quad-shader	FSUB
Four threads per shader	FMUL FMA
Threads interleaved	DOT
SYMPL Intermediate Level	FDIV
Language now included in the	SQRT LOG
download package at GitHub	EXP
Fully programmable CPU, GP-GPU	ITOF
and Coarse-Grained Scheduler	FTOI
execute the same instruction set	SIN COS
Dual DMA channels for	TAN
simultaneous R/W transfers	COT
1k-word granularity for data-	RCP
pool permits simultaneous	
accesses by CPU, CGS, and	
DMA controllers	
Easy to learn instruction set	
Programmer's Reference available	

Download open-source synthesizable RTL now at:

on request

https://www.github.com/jerry-D/SYMPL-GP-GPU-Compute-Engines

