

1

2

3

4

5

6

7

8

Re-configure FPGA



CONFIGURE

S7

**ON = FPGA
NOT configured**



3V3 yellow

D21

3V3

GND

R40

680Ω

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8


LED

9



MISO

10

I.C.



**Connector to LCD
in top of case**



DT1240A-08LP3810

GND

D7

GND

DT1240A-08LP3810

GND

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C

6

MOSI

7

SCK

8

LED

9

MISO

10

I.C.

X2

To LCD

R41

OR

D8

3V3

GND

ESD5Z3.3T1G

1

VCC

2

GND

3

3V3

GND

4

RESET

5

D/C


6

MOSI

7

A

A



POWER SUPPLY, 1.2V & 3.3V

Power up sequence : 1.2V -> 3.3V


Slew rate : 0.6 .. 10 V/ms

Rise Time 1.2V : min 120us, max 2000us (1800us)

Rise Time 3.3V : min 330us, max 5500us (3800us)

B

B



C


C

D


D





A

DIP-SWITCH

B

7-SEGMENT DISPLAY

C




ICY40
FPGA learning platform
Author : Edgar Conzen

Product-Rev. : 4.0.0
PCB-Revision : A03b
Date : 25.10.2025


Detail : SWITCH & DISPLAY
Dip-Switch and 7-Segment Display

ICY40_A03_DIPSW-DISPLAY.SchDoc







A



B



A



A

A

B


B

C

C

D

D



ICY40
FPGA learning platform
Author : Edgar Conzen


Product-Rev. : 4.0.0
PCB-Revision : A03b
Date : 25.10.2025

Detail :

ICY40_A03_Debounce.SchDoc

Sheet 6 of 6





ICY40

FPGA learning platform

Author : Edgar Conzen

Product-Rev. : 4.0.0

PCB-Revision : A03b

Date : 25.10.2025