## **Appendix E**

## **VHDL Quick Reference Guide**

Category	Definition	Example
Identifer Names	Can contain any letter, digit, or underscore _ Must start with alphabetic letter Can not end with underscore or be a keyword Case insensitive	q0 Prime_number lteflg
Signal Values	'0' = logic value 0 '1' = logic value 1 'Z' = high impedance 'X' = unknown value	
Numbers and Bit Strings	  Sase>#xxx# B = binary X = hexadecimal O = octal	35 (default decimal) 16#C# = "1100" X"3C" = B"00111100" O"234" = B"010011100"
Generic statement	Associates an identifer name with a value that can be overridden with the <b>generic map</b> statement	<pre>generic ( N:integer := 8);</pre>
generic map Signals and Variables Types	Assigns a value to a generic parameter  signal (used to connect one logic element to another)  variable (variables assigned values in process)  integer (useful for loop control variables)	<pre>generic map (N =&gt; 16) signal d : std_logic_vector(0 to 3); signal led: std_logic; variable q: std_logic_vector(7</pre>
Program structure	<pre>library IEEE; use IEEE.STD_LOGIC_1164.all; entity <identifier> is     port(</identifier></pre>	<pre>library IEEE; use IEEE.STD_LOGIC_1164.all; entity Dff is     port(</pre>
Logic operators	not and or nand nor xor xnor	<pre>Z &lt;= not y; C &lt;= a and b; Z &lt;= x or y; W &lt;= u nand v; r &lt;= s nor t; Z &lt;= x xor y; d &lt;= a xnor b;</pre>

VHDL Quick Reference Guide (cont.)

A with we ation a way of the sec	VIIDE QUICK Reference Guide	
Arithmetic operators	+ (addition)	count <= count + 1;
	- (subtraction)	$q \ll q - 1;$
	* (multiplication)	
	/ (division) (not synthesizable	
	rem (remainder)	
Relational operators	=, /=, >, <, >=, <=	<pre>if a &lt;= b then</pre>
'		<pre>if clr = '1' then</pre>
Shift operators	shl (arg,count)	c = shl(a,3);
	shr (arg,count)	c = shr(a,4);
process	[ <id>] <b>process</b>(<sensitivity list="">)</sensitivity></id>	process(a)
'	{{process declaration}}	<pre>variable j: integer;</pre>
	begin	begin
		j := conv_integer(a);
	{{sequential statement}}	<pre>for i in 0 to 7 loop    if(i = j) then</pre>
	end process [ <id>]</id>	y(i) <= '1';
		else
		y(i) <= '0';
		end if;
		end loop;
		end process;
*5 . ( . ( )	•6/ • 1) (1)	<pre>if(clr = '1') then</pre>
if statement	if(expression1) then	q <= '0';
	{{statement;}}	elsif(clk'event and clk = '1') then
	{{elsif (expression2) then	q <= D;
	{{statement;}} }}	end if;
	[[else	
	{{statement;}} ]]	
	end if;	
case statement	case expression is	case s is
Case Statement	(( when choices => {sequential	when "00" => Z <= C(0);
		when "01" => z <= c(1);
	statement;}}))	when "10" => z <= c(2);
	{{ }}	when "11" => Z <= C(3);
	when others => {sequential	<pre>when others =&gt; z &lt;= c(0); end case;</pre>
	statement;}}	- Cara -
	end case;	
for loop	for identifier in range loop	zv := x(1);
	{{sequential statement}	<pre>for i in 2 to 4 loop zv := zv and x(i);</pre>
	end loop;	<pre>end loop;</pre>
	1 /	Z <= ZV;
Assignment operator	:= (variable)	z := z + x(i);
3	<= (signal)	count <= count + 1;
Port map	instance name component name <b>port</b>	M1 : mux21a port map(
	map	a => c(0), b => c(1),
	(port association list);	s => s(0), y => v);
	(port_association_nst),	