

# Edgar Reyes-Rivera

Cincinnati, Ohio

✉ Edgar@ReyesRivera.dev | 🌐 ReyesRivera.dev

🌐 linkedin.com/in/edgar-reyes-rivera | 🐙 github.com/EdgarReyesRivera

## Education

<b>Miami University</b> <i>Bachelor of Science in Computer Engineering</i> <i>Bachelor of Science in Computer Science</i>	Oxford, OH <i>Expected May 2027</i> GPA: 3.38
---	---

## Skills & Certifications

<b>Languages:</b> C++, C, SystemVerilog, Verilog, CUDA, Python, JavaScript, Java, C#, MIPS Assembly, SQL
<b>Hardware &amp; Embedded:</b> FPGA Development, RTL Design, RISC-V Architecture, AXI4 Protocols, Vivado, Quartus, I2C, SPI, UART
<b>Systems &amp; Infrastructure:</b> Linux, Multi-threading, Virtualization, Docker, Git, GitHub
<b>Frameworks &amp; Tools:</b> React, Firebase, Agile Methodologies, JIRA, Bitbucket, Confluence
<b>Certifications:</b> Ohio Southwest Alliance on Semiconductors and Integrated Scalable Manufacturing (O.A.S.I.S)

## Experience

<b>Synchrony</b> <i>Software Engineer Intern</i>	Cincinnati, OH <i>July 2024 – September 2024</i>
<ul style="list-style-type: none"><li>Engineered and delivered technical solutions as a member of a remote, agile Enablement Architecture team.</li><li>Researched and prototyped software packages, providing data-driven recommendations to meet team requirements.</li><li>Contributed to the development of B2B software for loan processing and private label credit cards.</li><li>Utilized Atlassian tools (JIRA, Bitbucket, Confluence) to manage project tasks and collaborate on code development.</li></ul>	

## Projects

<b>TinyRISC-V RV1 Processor</b>	🌐 Project Details
<ul style="list-style-type: none"><li>Designed and implemented a single-cycle 32-bit RISC-V processor (RV1) in Verilog, supporting a subset of the RISC-V ISA including arithmetic, logical, and memory access operations.</li><li>Developed a custom assembler in Python to convert RISC-V assembly into machine-readable binary for the processor.</li><li>Verified processor functionality and instruction execution through extensive testing.</li></ul>	
<b>FPGA-Based Gaussian Blur Image Processing</b>	🌐 Project Details
<ul style="list-style-type: none"><li>Engineered a Gaussian blur filter on a Cyclone V SoC FPGA using Verilog on Quartus.</li><li>Processed a 160x120 .mif image through a 3x3 Gaussian kernel and scaled the output to a 640x480 VGA display.</li><li>Implemented efficient memory management with double buffering and fixed-point arithmetic, achieving approximately 16ms processing time.</li></ul>	
<b>Focus &amp; Habit Dashboard</b>	🌐 Project Details
<ul style="list-style-type: none"><li>Built full-stack productivity web application using React and Firebase with real-time cloud synchronization across devices.</li><li>Implemented offline-first architecture with localStorage persistence and automatic conflict resolution for cross-device usage.</li><li>Designed custom Pomodoro-style focus timer using timestamp-based precision timing, eliminating drift accumulation.</li></ul>	

## Leadership & Service

<b>President, Society of Hispanic Professional Engineers (SHPE)</b>	<i>August 2023 – Present</i>
<ul style="list-style-type: none"><li>Lead student chapter, delegate roles to the executive board, and represent SHPE at university-wide meetings.</li><li>Establish and maintain collaborations with corporate sponsors and other campus organizations.</li></ul>	
<b>Student Intern, A.S.P.I.R.E.</b>	<i>March 2024 – Present</i>
<ul style="list-style-type: none"><li>Analyze data on university diversity initiatives to create reports for state and federal representatives, advocating for program funding and support.</li></ul>	
<b>Judge, FIRST Tech Challenge</b>	Oxford, OH
<ul style="list-style-type: none"><li>Evaluated 27 high school robotics teams on project design, innovation, and teamwork.</li></ul>	

## Relevant Coursework

<b>Computer Engineering:</b> Digital Systems Design, Computer Organization, Embedded Systems Design, Electric Circuit Analysis I
<b>Computer Science:</b> Data Abstractions & Structures, Algorithms I, Object-Oriented Programming, Systems I & II, Database Systems, Comparative Programming Languages