Edgar Reyes-Rivera

Cincinnati, OH | Edgar@ReyesRivera.dev | ReyesRivera.dev
linkedin.com/in/edgar-reyes-rivera | github.com/EdgarReyesRivera

Education

Miami University | GPA: 3.48 — Oxford, OH

Bachelor of Science in Computer Engineering | Expected May 2027

Bachelor of Science in Computer Science | Expected May 2027

Skills & Certifications

Languages: C++, C, Python, SystemVerilog, Verilog, CUDA, C#, Java, JavaScript, TypeScript, SQL, OCaml, RISC-V Assembly, MIPS Assembly

Hardware & Embedded: FPGA Development, RTL Design, RISC-V Architecture, ARM, SoC, Digital Circuit Design, AXI4 Bus Protocols, I2C, SPI, UART

Tools & Frameworks: Vivado, Quartus, ModelSim, Studio 5000, FactoryTalk View, MATLAB, Arduino, .NET, Vue.js, React

Systems & Infrastructure: Linux, HPC (Slurm), Multi-threading, Virtualization (Proxmox), TrueNAS, Docker, Tailscale, Git, GitHub

Certifications: OASiS Rapid Certification in Semiconductor Manufacturing (University of Cincinnati), including hands-on cleanroom wafer etching

Experience

RoviSys — Aurora, OH

Software Co-op — *May 2026 – Aug 2026*

- Programmed control modules, ladder logic, and interlocks in Studio 5000 for a new production mix tank that runs the same or different recipes in parallel with the plant's existing tank, increasing total output.
- Configured FactoryTalk View HMI screens for plant operators and ramped up quickly when pulled onto other in-flight site projects.
- Built full-stack features for a client's semiconductor-manufacturing management web app, migrated from Visual Basic, that tracks process interruptions, active runs, tolerances, and material measurements.
- Developed across dozens of pages alongside the client's engineers: C# and .NET with NHibernate on Microsoft SQL Server, Vue.js, TypeScript, PrimeVue, role-based page permissions, and Docker.

Synchrony — Cincinnati, OH

Software Engineer Intern — *Jul 2024 – Sep 2024*

- Prototyped a pipeline that turns website visitors into Salesforce sales leads via opt-in mobile phone capture and email engagement tracking.
- Researched, prototyped, and presented solutions for internal teams on an agile Enablement Architecture team (Java, JavaScript, React, SQL), iterating on stakeholder feedback before handing findings to the owning teams.
- Tracked work and collaborated on code with JIRA, Bitbucket, and Confluence in agile sprints.

Projects

TinyRV1 RISC-V Processor | *May 2025* — reyesrivera.dev/projects/tinyrv1-processor

- Designed and implemented a single-cycle, non-pipelined 32-bit RISC-V processor in Verilog on a DE1-SoC FPGA, executing the eight-instruction TinyRV1 subset (arithmetic, multiply, loads/stores, jumps, branch).
- Built a two-pass Python assembler covering all five RISC-V encoding formats to generate the processor's memory images.
- Verified with self-checking ModelSim testbenches and four on-board test programs; added a single-step mode with live 7-segment register readout.

3D Gaussian Splatting for Radar Imaging *(In Progress)* — reyesrivera.dev/projects/radar-gaussian-splatting

- Extending 3D Gaussian Splatting to radar imaging for senior design, reporting findings to Air Force Research Laboratory (AFRL) researchers.
- Evaluating eight radar and splatting codebases on a Slurm-managed Tesla V100 cluster, compiling C++ and CUDA with a pinned CentOS toolchain.
- Building synthetic 3D ground truth: multi-material scenes rendered at known camera poses, to validate with optical 3DGS before radar modeling.

Trading Strategy Research System | *Jul 2026* — reyesrivera.dev/projects/trading-research

- Built a Python trading-strategy research system: a SQLite pipeline of daily bars for 25 tickers since 2010, a backtest engine, and a 66-test suite.
- Engineered the backtester for trustworthy results using next-bar-open fills, slippage modeling, and an anti-lookahead assertion harness that re-runs strategies on truncated history to prove no future data leaks.
- Optimized the research loop so a full 75-combination strategy sweep completes in about 15 seconds; runs live against the Alpaca paper-trading API since July 2026.

Leadership & Service

President, Society of Hispanic Professional Engineers (SHPE) — *Aug 2025 – May 2026*

- Led a 25-member chapter and its weekly events; served as liaison to National SHPE and the College of Engineering and Computing.
- Managed six corporate sponsor relationships funding member events, including Avery Dennison's recurring $1,000-per-semester sponsorship.

Relevant Coursework

High Performance Computing & Parallel Programming, Embedded Systems Design, Digital Systems Design, Computer Organization, Signals and Systems, Algorithms I, Data Abstractions & Structures, Systems I & II, Database Systems