

Experiment No. 2b

Date:

Series-fed Class A Power Amplifier using LT Spice

Aim:

To simulate a series-fed class A power amplifier using LT Spice

Theory

A series-fed Class A power amplifier is a simple amplifier where the load resistor is connected in series with the transistor's collector and the power supply. It is a Class A amplifier because the transistor conducts for the entire 360 degree (full cycle) of the input signal, resulting in good linearity but poor efficiency, with a maximum theoretical efficiency of 25%.

. How it works

- **Class A operation:** The transistor is biased to remain in its active region for the entire input signal cycle, meaning it is always "on".
- **Series-fed connection:** The load (like a resistor or speaker) is placed directly in the path of the collector current, in series with the DC supply
- **Amplification:** An input signal to the base (or gate) causes the collector current to vary. Since the load is in series, the voltage across the load resistor changes in proportion to this current, producing an amplified output.
- **Bias point:** The quiescent (no-signal) operating point is set in the center of the load line to allow for the largest possible output swing without distortion.

Key characteristics

- **High linearity:** The full-cycle conduction of Class A amplifiers results in very low distortion.
- **Low efficiency:** A significant amount of power is constantly being dissipated in the transistor, making it inefficient. In this series-fed configuration, the maximum theoretical efficiency is only 25%
- **Simple design:** The series-fed configuration is straightforward to build, without the need for a more complex transformer.





Fig. 17.5 Series Fed Class A Large Signal Amplifier

DC Operating Point Analysis




Simulation output

```


LT * C:\Users\Anisha\Documents\LTspiceXVII\Draft8.asc
--- Operating Point ---
V(vout) :      11.4474      voltage
V(b) :        0.894735      voltage
V(n001) :      22          voltage
V(n002) :        0          voltage
Ic(Q1) :       0.105528      device_current
Ib(Q1) :      0.00105528      device_current
Ie(Q1) :     -0.106583      device_current
I(C1) :    8.94735e-018      device_current
I(R2) :      0.00105526      device_current
I(R1) :       0.105526      device_current
I(V2) :    8.94735e-018      device_current
I(V1) :     -0.106582      device_current

```

Transient Analysis



Simulation output



Calculations

Series-Fed Class A power amplifier

Calculations

Using DC operating point analysis

The DC bias of the collector voltage is shown to be:

$$V_c(\text{dc}) = \cancel{105.528 \text{ mA}} \quad 11.4414 \text{ V}$$

$$I_c(\text{dc}) = 105.528 \text{ mA}$$

AC Analysis

From the output waveform:

$$V_o(p-p) = 14.58 \text{ V} - 7.817 \text{ V} \\ = \underline{\underline{6.77 \text{ V}}}$$

$$\text{The peak output is: } V_o(p) = \frac{6.77}{2} \\ = \underline{\underline{3.385 \text{ V}}}$$

The DC input power is:

$$P_i = V_{\text{cc}} I_c = (22 \text{ V})(105.528 \text{ mA}) \\ = \underline{\underline{2.321 \text{ W}}}$$

The output ac power is:

$$P_o(\text{ac}) = \frac{V_o^2}{2} / (8 R_L) \\ = (6.77)^2 / (8 \times 100) \\ = \underline{\underline{57 \text{ mW}}}$$

The efficiency is then:

$$\% \eta = \frac{P_o(\text{ac})}{P_i(\text{dc})} = \frac{57 \text{ mW}}{2.321 \text{ W}} \\ = \underline{\underline{2.45\%}}$$

A larger input signal would increase the ac power delivered to the load and increase the efficiency (max being 25%)

Result:

Class A power amplifier was simulated using LT Spice. The efficiency obtained is.....

Additional question

Simulate a class B power amplifier and calculate its efficiency

Circuit diagram (reference: Robert L Boylestad)

Figure 16.31 shows a quasi-complementary push-pull class B power amplifier. For the input of $V_i = 20 \text{ V(p)}$, the output waveform obtained using **probe** is shown in Fig. 16.32.




Figure 16.31 Quasi-complementary class B power amplifier.

16.9 PSpice Windows

715

Expected output:




Figure 16.32 Probe output of the circuit in Fig. 16.31.

Sample calculations

The resulting ac output voltage is seen to be

$$V_o(\text{p-p}) = 33.7 \text{ V}$$

so that

$$P_o = V_o^2(\text{p-p})/(8 \cdot R_L) = (33.7 \text{ V})^2/(8 \cdot 8 \Omega) = 17.7 \text{ W}$$

The input power for that amplitude signal is

$$\begin{aligned} P_i &= V_{CC}I_{dc} = V_{CC}[(2/\pi)(V_o(\text{p-p})/2)R_L] \\ &= (22 \text{ V}) \cdot [(2/\pi)(33.7 \text{ V}/2)/8] = 29.5 \text{ W} \end{aligned}$$

The circuit efficiency is then

$$\% \eta = P_o/P_i \cdot 100\% = (17.7 \text{ W}/29.5 \text{ W}) \cdot 100\% = 60\%$$