

Case Study

Modul 6: for loop

Kode Multiplier

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity <u>MultiplierDewa</u> is
        n : positive := 4
        dataA, dataB : IN std logic vector (n - 1 downto 0);
        dataOut : OUT std_logic_vector (2*n - 1 downto 0)
end entity MultiplierDewa;
architecture <a href="rtl">rtl</a> of <a href="MultiplierDewa">MultiplierDewa</a> is
    shift: process(dataA, dataB)
        variable loopLen : integer := 0;
        variable andTemp : std logic := '0';
        variable dataTemp : std logic vector (2*n - 1 downto 0) := (others =>
 0');
        loopLen := n - 1;
        dataTemp := (others => '0');
        for i in 0 to loopLen loop
             for j in 0 to loopLen loop
                 dataTemp(i+j) := dataTemp(i+j) xor (dataA(i) AND dataB(j));
                 dataTemp(i+j) := dataTemp(i+j) xor andTemp;
        dataOut <= dataTemp;</pre>
end architecture rtl;
```






Kode Test Bench

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity MultiplierDewa tb is
end entity <u>MultiplierDewa</u> tb;
architecture <a href="mailto:rtl">rtl</a> of <a href="MultiplierDewa_tb">MultiplierDewa_tb</a> is
    constant n : positive := 8;
    signal dataA, dataB : std logic vector (n - 1 downto 0);
    signal dataOut: std_logic_vector (2*n - 1 downto 0) := (others => '0');
    -- constant DELAY : time := 100 ps;
    UUT : entity work.MultiplierDewa
        port map (dataA => dataA, dataB => dataB, dataOut => dataOut);
         dataA <= "00101011";</pre>
        dataB <= "11010010";</pre>
        assert dataOut = "0001110110100110" report "jawaban salah" severity error;
        wait for 100 ps;
dataA <= "11001100";
dataB <= "01010101";</pre>
         assert dataOut = "0011110000111100" report "jawaban salah" severity error;
        wait for 100 ps;
         dataA <= "11110000";
         dataB <= "00001111";
         assert dataOut = "0000010101010000" report "jawaban salah" severity error;
         wait for 100 ps;
         dataA <= "00000001";</pre>
        dataB <= "111111111";
        assert dataOut = "0000000011111111" report "jawaban salah" severity error;
         wait for 100 ps;
         dataA <= "10101010";</pre>
         dataB <= "01010101";
        assert dataOut = "0010001000100010" report "jawaban salah" severity error;
        wait for 100 ns;
    end process test1;
end architecture rtl;
```



Generic n = 8

Testcase	Input A	Input B	Output
1	"00101011"	"11010010"	"0001110110100110"
2	"11001100"	"01010101"	"0011110000111100"
3	"11110000"	"00001111"	"0000010101010000"
4	"0000001"	"11111111"	"000000011111111"
5	"10101010"	"01010101"	"0010001000100010"



```
/ IEEE:
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity <u>MultiplierDewa_tb</u> is
end entity MultiplierDewa tb;
architecture <a href="rtl">rtl</a> of <a href="MultiplierDewa">MultiplierDewa</a> tb is
    constant n : positive := 16;
signal dataA, dataB : std logic vector (n - 1 downto 0);
signal dataOut: std logic vector (2*n - 1 downto 0) := (others => '0');
     -- constant DELAY : time := 100 ps;
    UUT : entity work.MultiplierDewa
   GENERIC MAP (n => n)
   port map (dataA => dataA, dataB => dataB, dataOut => dataOut);
         dataA <= "1101101010110101";
dataB <= "0101010101010101";
          assert dataOut = "00111000100011101100011101110001" report "jawaban salah" severity error;
          wait for 100 ps;
dataA <= "111111111111111";</pre>
          assert dataOut =
wait for 100 ps;
                                "000000000000000111111111111111" report "jawaban salah" severity error;
         dataA <= "0000111100001111";
dataB <= "1111000011110000";</pre>
         assert dataOut = "00000101010100000000010101010000" report "jawaban salah" severity error; wait for 100 ps; dataA <= "0000000000000000"; dataB <= "11111111111111";
          dataA <= "101010101010101010";
dataB <= "010101010101010101";</pre>
         assert dataOut = "00100010001000100010001000100010" report "jawaban salah" severity error; wait for 100 ns;
    end process test1;
 nd architecture rtl;
```





Generic n = 16

Testcase	Input A	Input B	Output
1	"1101101010110101"	"0101010101010101"	"00111000100011101100011101110001"
2	"111111111111111"	"0000000000000001"	"000000000000000111111111111111"
3	"0000111100001111"	"1111000011110000"	"0000010101010000000001010101010000"
4	"00000000000000000"	"111111111111111"	"000000000000000000000000000000000000
5	"1010101010101010"	"0101010101010101"	"00100010001000100010001000100010"

Wave-Default								
≨ 1 •	Msgs							
	110110101011	1101101010110101	1111111111111111	0000111100001111	000000000000000	1010101010101010		
_→ /multiplierdewa_tb/		0101010101010101	0000000000000001	1111000011110000		0101010101010101		
/multiplierdewa_tb/	001110001000	00111000100011101100011101110001	00000000000000000111111111111111111	00000101010100000000010101010000	[0000000000000000000000000000000000000	00 1000 1000 1000 1000 1000 1000 1000 10		