Nama Edgrant Henderson Suryajaya

NPM 2206025016

1. Nomor satu

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity TP PSD5 EdgrantHendersonSuryajaya 2206025016 is
                 : IN std logic_vector (7 downto 0);
        a, b
        alu_control : IN std logic_vector (2 downto 0);
        alu_result : OUT std logic vector (7 downto 0);
        zeroflag : OUT std_logic
end entity TP PSD5 EdgrantHendersonSuryajaya 2206025016;
architecture <a href="rt1">rt1</a> of <a href="rt9">TP PSD5 EdgrantHendersonSuryajaya 2206025016</a> is
    signal aNum, bNum, result : signed (7 downto 0);
    aNum <= <u>signed(a);</u>
    bNum <= <u>signed(b);</u>
    process(aNum, bNum, alu_control)
        case alu control is
             when "000" => result <= aNum + bNum;</pre>
             when "001" => result <= aNum - bNum;
             when "010" => result <= aNum and bNum;</pre>
             when "011" => result <= aNum or bNum;</pre>
             when "100" => result <= aNum xor bNum;</pre>
             when "101" => result <= -aNum;</pre>
             when "110" => result <= aNum + 1;</pre>
             when "111" => result <= aNum - 1;
             when others => result <= "000000000";</pre>
    zeroflag <= '1' when result = "00000000" else '0';</pre>
    alu_result <= std logic vector(result);</pre>
 nd architecture rtl;
```

2. Nomor dua

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity TP PSD5 EdgrantHendersonSuryajaya 2206025016 2 is
       clk, reset : IN std logic;
        reg_write_en : IN std logic := '0';
        reg_write_dest : IN std logic vector (1 downto 0) := (others => '0');
        reg_write_data : IN std logic vector (7 downto 0) := (others => '0');
        reg_read_addrA : IN std logic vector (1 downto 0) := (others => '0');
        reg_read_addrB : IN std logic vector (1 downto 0) := (others => '0');
        reg_read_dataA : OUT std logic vector (7 downto 0);
        reg_read_dataB : OUT std logic vector (7 downto 0)
end entity TP PSD5 EdgrantHendersonSuryajaya 2206025016 2;
architecture rtl of TP PSD5 EdgrantHendersonSuryajaya 2206025016 2 is
    type RegisterArray is array (0 to 3) of std logic vector (7 downto 0);
    signal registers: RegisterArray := (others => (others => '0'));
    TP_B: process(clk, reset)
        if reset = '1' then
            registers <= (others => (others => '0'));
       elsif rising_edge(clk) then
            if reg_write_en = '1' then
                registers(to_integer(unsigned(reg_write_dest))) <= reg_write_data;</pre>
   TP_C: process(clk)
        if rising_edge(clk) then
            reg_read_dataA <= registers(to_integer(unsigned(reg_read_addrA)));</pre>
            reg_read_dataB <= registers(to_integer(unsigned(reg_read_addrB)));</pre>
end architecture rtl;
```