Nama Edgrant Henderson Suryajaya

NPM 2206025016

Kode Asisten JJ

Jenis Tugas C

CS

Jawaban

Part 1

1. .

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_1_1 is
       masuk : in std_logic_vector (2 downto 0);
       a, b, c, d, e, f, g : out std logic
end entity CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_1_1;
signal varA, varB, varC: std_logic;
   varA <= masuk(0);</pre>
   varB <= masuk(1);</pre>
   varC <= masuk(2);</pre>
   g <= '1';
   f <= (not varA) or (varB and not varC);</pre>
   e <= varA or varB or not varC;
   d <= varA or varC;</pre>
   c <= (varA xnor varB) or (varA and not varC);</pre>
   b <= (varB and varC) or (not varA and varC) or (varA and not varB and not
varC);
    a <= (not varA and varC) or (not varA and varB) or (varB and varC);</pre>
end architecture rtl;
```

Digital Laboratory

2. Gambar simulasi di vhdl

Wave - Default ::::::::::::::::::::::::::::::::::::			
Msgs			
000	000	011	
0			
0			
1			
0			
1			
1			
1			$\neg \neg$
0			$\neg \neg$
0			
0			

3. .


```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_1_3_is
        masuk : in std_logic_vector (2 downto 0);
        keluar : out <u>std_logic_vector</u> (6 downto 0)
end entity CS JJ PSD3 EdgrantHendersonSuryajaya 2206025016 1 3;
architecture rtl of CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_1_3_is
    process(masuk)
        case masuk is
            when "000" => keluar <= "1110100";</pre>
            when "001" => keluar <= "1101111";</pre>
            when "010" => keluar <= "1110001";</pre>
            when "011" => keluar <= "1111011";
            when "100" => keluar <= "1011110";
            when "101" => keluar <= "1011000";</pre>
            when "110" => keluar <= "1111100";</pre>
            when "111" => keluar <= "1011111";</pre>
            when others => keluar <= "0000000";
end architecture rtl;
```

4. .

```
library IEEE;
use IEEE.std logic 1164.all;
use IEEE.numeric_std.all;
entity CS JJ PSD3 EdgrantHendersonSuryajaya 2206025016 1 3 is
        masuk : in std logic vector (2 downto 0);
        keluar : out <u>std_logic_vector</u> (6 downto 0)
end entity CS JJ PSD3 EdgrantHendersonSuryajaya 2206025016 1 3;
architecture rtl of CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_1_3_is
    process(masuk)
        REPORT "Nomor 4, Edgrant Henderson Suryajaya";
        case masuk is
            when "000" => keluar <= "1110100";</pre>
            when "001" => keluar <= "1101111";</pre>
            when "010" => keluar <= "1110001";
            when "011" => keluar <= "1111011";
            when "100" => keluar <= "1011110";</pre>
            when "101" => keluar <= "1011000";</pre>
            when "110" => keluar <= "1111100";
            when "111" => keluar <= "1011111";
            when others => keluar <= "0000000";</pre>
end architecture rtl;
```


Digital Laboratory

5.




Digital Laboratory

6. Nomor 3, hasil dataflow style



Nomor 6, hasil behavioural style




- 7. Rangkaian dataflow syle menggunakan gerbang logika karena memang sudah dibuat setiap persamaannya outputnya menggunakan gerbang logika, sedangkan rangkaian behavioural style menggunakan multiplexer yang dirancang dari switch case pada kode vhdl.
- 8. Oke bang

Part 2


9. npm = 2306475819

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity CS_JJ_PSD3_EdgrantHendersonSuryajaya_2206025016_2_9 is
        clk : in std logic;
        keluar : out std logic vector (3 downto 0)
end entity <u>CS JJ PSD3 EdgrantHendersonSuryajaya 2206025016 2 9</u>;
architecture <u>rtl</u> of <u>CS JJ PSD3 EdgrantHendersonSuryajaya 2206025016 2 9</u> is
    npm_counter: process(clk)
        variable current_num : std_logic_vector (3 downto 0) := "1001";
        if falling_edge(clk) then
            keluar <= current_num;</pre>
            if (current_num = "1001") then
    current_num := "0001";
            elsif (current_num = "0001") then
                current_num := "1000";
            elsif (current_num = "1000") then
                current_num := "0101";
            elsif (current_num = "0101") then
                 current_num := "0111";
            elsif (current_num = "0111") then
                 current_num := "0100";
            elsif (current_num = "0100") then
                 current_num := "0110":
            elsif (current_num = "0110") then
                current_num := "0000";
            elsif (current_num = "0000") then
                current_num := "0011";
            elsif (current_num = "0011") then
                current_num := "0010";
            elsif (current_num = "0010") then
                current_num := "1001";
end architecture rtl;
```

10.



11..



12. Kesimpulan:

- a. Dataflow style dan behavioural style adalah cara penulisan dalam vhdl
 - a. Dataflow style menulis hasil dengan gerbang logika
 - **b.** Behavioral style menulis secara sekuensial dan menggunakan conditional statement
- b. Implementasi dari dataflow style menggunakan quartus adalah dengan gerbang logika sedangkan behavioral style menggunakan multiplexer
- c. Proses digunakan pada behavioral style untuk menunjukan sebuah blok sekuensial
- d. Pada proses dapat ada conditional statement. Conditional statement juga dapat merujuk ke state sebelumnya untuk membentuk rangkaian sekuensial