Case Study

Modul 6: for loop

Kode Multiplier

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MultiplierDewa is
    generic (
        n : positive := 4
    );
    port (
        dataA, dataB : IN std_logic_vector (n - 1 downto 0);
        dataOut : OUT std_logic_vector (2*n - 1 downto 0)
    );
end entity MultiplierDewa;

architecture rtl of MultiplierDewa is
begin
    shift: process(dataA, dataB)
        variable loopLen : integer := 0;
        variable andTemp : std_logic := '0';
        variable dataTemp : std_logic_vector (2*n - 1 downto 0) := (others =>
'0');
    begin
        -- dataTemp := dataIn;
        loopLen := n - 1;
        dataTemp := (others => '0');

        for i in 0 to loopLen loop
            for j in 0 to loopLen loop
                dataTemp(i+j)  := dataTemp(i+j) xor (dataA(i) AND dataB(j));
                dataTemp(i+j) := dataTemp(i+j) xor andTemp;
            end loop;
        end loop;

        dataOut <= dataTemp;
    end process shift;
end architecture rtl;
```

/multiplierdewa/dataA	11010010
/multiplierdewa/dataB	00101011
/multiplierdewa/dat...	0001110110100110

Kode Test Bench

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MultiplierDewa_tb is
end entity MultiplierDewa_tb;

architecture rtl of MultiplierDewa_tb is
    constant n : positive := 8;
    signal dataA, dataB : std_logic_vector (n - 1 downto 0);
    signal dataOut: std_logic_vector (2*n - 1 downto 0) := (others => '0');

    -- constant DELAY : time := 100 ps;
begin

    UUT : entity work.MultiplierDewa
        GENERIC MAP (n => n)
        port map (dataA => dataA, dataB => dataB, dataOut => dataOut);

    test1: process
    begin
        dataA <= "00101011";
        dataB <= "11010010";
        assert dataOut = "0001110110100110" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "11001100";
        dataB <= "01010101";
        assert dataOut = "0011110000111100" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "11110000";
        dataB <= "00001111";
        assert dataOut = "0000010101010000" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "00000001";
        dataB <= "11111111";
        assert dataOut = "0000000011111111" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "10101010";
        dataB <= "01010101";
        assert dataOut = "0010001000100010" report "jawaban salah" severity error;
        wait for 100 ns;
        wait;

    end process test1;

end architecture rtl;
```

Generic n = 8

Testcase	Input A	Input B	Output
1	"00101011"	"11010010"	"0001110110100110"
2	"11001100"	"01010101"	"0011110000111100"
3	"11110000"	"00001111"	"0000010101010000"
4	"00000001"	"11111111"	"0000000011111111"
5	"10101010"	"01010101"	"0010001000100010"

```vhdl
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MultiplierDewa_tb is
end entity MultiplierDewa_tb;

architecture rtl of MultiplierDewa_tb is
    constant n : positive := 16;
    signal dataA, dataB : std_logic_vector (n - 1 downto 0);
    signal dataOut: std_logic_vector (2*n - 1 downto 0) := (others => '0');

    -- constant DELAY : time := 100 ps;
begin

    UUT : entity work.MultiplierDewa
        GENERIC MAP (n => n)
        port map (dataA => dataA, dataB => dataB, dataOut => dataOut);

    test1: process
    begin
        dataA <= "1101101010110101";
        dataB <= "0101010101010101";
        assert dataOut = "00111000100011101100011101110001" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "1111111111111111";
        dataB <= "0000000000000001";
        assert dataOut = "00000000000000001111111111111111" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "0000111100001111";
        dataB <= "1111000011110000";
        assert dataOut = "00000101010100000000010101010000" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "0000000000000000";
        dataB <= "1111111111111111";
        assert dataOut = "00000000000000000000000000000000" report "jawaban salah" severity error;
        wait for 100 ps;
        dataA <= "1010101010101010";
        dataB <= "0101010101010101";
        assert dataOut = "00100010001000100010001000100010" report "jawaban salah" severity error;
        wait for 100 ns;
        wait;


    end process test1;

end architecture rtl;
```

Generic n = 16

Testcase	Input A	Input B	Output
1	"1101101010110101"	"0101010101010101"	"0011100010001110110001110111 0001"
2	"1111111111111111"	"0000000000000001"	"0000000000000000111111111111 1111"
3	"0000111100001111"	"1111000011110000"	"0000010101010000000001010101 0000"
4	"0000000000000000"	"1111111111111111"	"0000000000000000000000000000 0000"
5	"1010101010101010"	"0101010101010101"	"0010001000100010001000100010 0010"