Nama	Edgrant Henderson Suryajaya
NPM	2206025016

Kode Asisten	
Jenis Tugas	TP/CS

## Jawaban

1. .

```
library ieee;
use ieee.std_logic_1164.all;
entity <a href="mailto:adder_3">adder_3</a> is
         a : IN STD_LOGIC; --MSB
         b : IN STD_LOGIC;
         c : IN STD_LOGIC;
         d : IN STD LOGIC; --LSB
         --output
         out_a : OUT STD_LOGIC;
         out_b : OUT STD_LOGIC;
         out_c : OUT STD_LOGIC;
         out_d : OUT STD_LOGIC
architecture <a href="mailto:adder_3">adder_3</a> is
    out_a <= a OR (b AND c) OR (b AND d);</pre>
    out_b <= (NOT b AND c) OR (NOT b AND d) OR (b AND NOT c AND NOT d);</pre>
    out_c <= (b AND NOT d) OR (c AND d) OR (NOT a AND NOT c AND NOT d);</pre>
    out_d <= (c AND NOT d) OR (NOT c AND NOT d);</pre>
end architecture;
```


## Digital Laboratory

2. .


a. 0101

<b>\$</b> 1 →	Msgs	
∳ /cs/a	0	
∳ /cs/b	1	
∳ /cs/c	0	
∳ /cs/d	1	
🔷 /cs/out_a	1	
🔷 /cs/out_b	0	
/cs/out_c	0	
/cs/out_d	0	

b. 1100




c. 0011



d. 1010



## Digital Laboratory





Keduanya sama intinya, tetapi pada sintesis RTL tidak menggunakan NOT, tetapi langsung NOTnya di AND gatenya.

4. .

## Digital Laboratory


5. .






Hasil 1110 (-2)

b. 5 (0101)




Hasil 1000 (8)

c. -2 (1110)



Hasil 0001 (1)

d. 3 (0011)



Hasil 0110 (6)

6. .

- VHDL digunakan untuk buat rangkaian dengan kode
- STD\_LOGIC digunakan untuk menyimpan 1 bit data
- STD\_LOGIC\_VECTOR digunakan untuk menyimpan banyak bit data
- SIGN dan UNSIGN digunakan utk aritmatika, STD\_LOGIC\_VECTOR gak bisa aritmatika
- MODELSIM digunakan utk simulasi kode
- QUARTUS digunakan untuk melihat rangkaian yg dibuat