Case Study

Bagian 1

1. Buatlah entity multiplexer 2 to 1. Entity tersebut akan memiliki pin data in A, B yang masing-masing berukuran 8 bit, pin control berukuran 1 bit dan pin output O berukuran 8 bit.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mux2to1 is
    port (
        A, B : IN std logic vector (7 downto 0);
        control : IN std logic;
        O : OUT std logic vector (7 downto 0)
);
end entity mux2to1;


architecture rtl of mux2to1 is

begin

mux: process(A, B, control)
begin
    if control = '0' then
        O <= A;
    else
        O <= B;
    end if;
    end process mux;

end architecture rtl;</pre>
```

2. Simulasikanlah rangkaian multiplexer yang anda buat menggunakan modelsim, sertakan screenshot.



Bagian 2

1. Kode

```
arv IEEE:
ise IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity <u>CS_RF_PSD5_EdgrantHendersonSuryajaya_2206025016</u> is
             reg_write_dest : IN std logic_vector (1 downto 0);
            reg_read_addrA, reg_read_addrB : IN <u>std logic vector</u> (1 downto 0);
datain : IN <u>std logic vector</u> (7 downto 0);
alu_ctrl : IN <u>std logic vector</u> (2 downto 0);
             reg_write_en : IN std logic;
             clk, reset : IN std logic;
             controlA, controlB : IN std logic;
             zeroflag : OUT std logic
);
end entity <u>CS_RF_PSD5_EdgrantHendersonSuryajaya_2206025016</u>;
architecture <u>rtl</u> of <u>CS RF PSD5 EdgrantHendersonSuryajaya 2206025016</u> is
      component <u>register ED</u> is
                  clk, reset : IN std logic;
reg_write_en : IN std logic := '0';
reg_write_dest : IN std logic vector (1 downto 0) := (others => '0');
reg_write_data : IN std logic vector (7 downto 0) := (others => '0');
reg_read_addrA : IN std logic vector (1 downto 0) := (others => '0');
reg_read_addrB : IN std logic vector (1 downto 0) := (others => '0');
                   reg_read_dataA : OUT std logic vector (7 downto 0);
reg_read_dataB : OUT std logic vector (7 downto 0)
      end component register ED;
      component mux2to1 is
                  A, B : IN std logic vector (7 downto 0); control : IN std logic;
O : OUT std logic vector (7 downto 0)
      component <u>alu ED</u> is
                    a, b : IN std logic vector (7 downto 0);
alu_control : IN std logic vector (2 downto 0);
alu_result : OUT std logic vector (7 downto 0);
zeroflag : OUT std logic
                   a, b
      );
end component <u>alu ED</u>;
      signal reg_outA, reg_outB : std logic vector (7 downto 0);
signal mux_outA, mux_outB : std logic vector (7 downto 0);
      signal alu_out : std logic vector (7 downto 0);
```

```
REG: register_ED port map (
      clk => clk,
reset => '0',
reg_write_en => reg_write_en,
      reg_write_dest => reg_write_dest,
reg_write_data => alu_out,
reg_read_addrA => reg_read_addrA,
reg_read_addrB => reg_read_addrB,
      reg_read_dataA => reg_outA,
reg_read_dataB => reg_outB
MUXA: mux2to1 port map (
      A => reg_outA,
B => datain,
      control => controlA,
      0 => mux_outA
);
MUXB: mux2to1 port map (
      A => reg_outB,
B => "00000000"
      control => controlB,
       0 => mux_outB
ALU: alu_ED port map (
       mux_outA,
      mux_outB,
       alu_ctrl,
       alu_out,
      zeroflag
initialize: process(clk, reset)
      if reset = '1' then
    reg_outA <= "00000000";
    reg_outB <= "00000000";</pre>
      elsif falling_edge(clk) then
  if (reg_outA = "UUUUUUUU") then
    reg_outA <= "00000000";</pre>
              if (reg_outB = "UUUUUUUU") then
    reg_outB <= "00000000";</pre>
end if;
end process initialize;
architecture <u>rtl</u>;
```

- 2. Simulasikanlah rangkaian yang telah anda buat dengan input sebagai berikut
 - a. $Alu_ctrl = 000$

 $Mux_ctrl_A = 1$


 $Mux_ctrl_B = 1$

 $Reg_write_dest = 00$

 $Reg_read_addr = 00$


 $Reg_read_addr = 00$

 $Reg_write_enable = 1$



dataIn tersimpan di MUX out A. Itu menjadi salah satu operand ALU, jadinya ALU menambahkan dataIn dengan 0, menghasilkan dataIN yang disimpen di adress 00

b. Alu_ctrl = 111
Mux_ctrl_A = 1
Mux_ctrl_B = 0
Reg_write_dest = 01
Reg_read_addr = 00
Reg_read_addr = 01
Reg_write_enable = 0



Operasi yang dilakukan adalah decrement, data ALU berasal dari register B dan dataIn. Register menyimpan pada address 01, tetapi karena write enablenya 0, data tidak bisa ditulis jadinya 01 masih kosong.

c. Alu_ctrl = 001 Mux_ctrl_A = 0 Mux_ctrl_B = 0 Reg_write_dest = 10 Reg_read_addr = 00 Reg_read_addr = 00 Reg_write_enable = 1

<u>*</u>	Msgs				
	10	00	(01	10	
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/reg_read_addrA	00	00			
- /cs_rf_psd5_edgranthendersonsuryajaya_2206025016/reg_read_addrB	00	00	01	00	
- /cs_rf_psd5_edgranthendersonsuryajaya_2206025016/datain	11111111	11111111			
	001	000	111	001	
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/reg_write_en	1				
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/dk	1				
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/reset	0				
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/controlA	0				
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/controlB	0				
/cs_rf_psd5_edgranthendersonsuryajaya_2206025016/zeroflag	1				
	00000000	U (00000000			
	00000000	U (00000000			
	00000000	11111111		00000000	
	00000000	00000000			
	00000000	111111111	11111110	00000000	

Operasi apakah yang dilakukan adalah pengurangan, data ALU berasal dari address 00 yang berisi 11111111, karena kedua nilai sama, jadi hasilnya 00000000. Perhitungan disimpan pada address 10

d. $Alu_ctrl = 011$

 $Mux_ctrl_A = 1$


Mux ctrl B = 1

 $Reg_write_dest = 10$

 $Reg_read_addr = 00$

 $Reg_read_addr = 00$

 $Reg_write_enable = 1$



Operasi yang dilakukan adalah OR, data berasal DataIN dan 00000000 karena control mux adalah 1 untuk kedua mux. Oleh karena itu 00000000 OR 11111111 hasilnya adalah 11111111. Perhitungan disimpan pada address 00.

- **3.** Cantumkanlah hasil sintesis dari rangkaian yang anda buat (Soal Bonus) Quartus gak mau compile
- **4.** Berilah analisis terhadap percobaan yang telah anda lakukan

pada program ini kita mengunakan structural style dengan cara menggunakan component dari entity lain. Menggunakan ALU, MUX, dan Register untuk membuat computer sederhana. Terdapat masalah ALU saya tidak bekerja, ternyata ALU saya belum dicompile, setelah dicompile semua rangkaian berjalan dengan baik. Saya juga berinisiatif menambahkan inisialisasi bebeara signal, untuk tidak menimbulkan undifined behaviour

- 5. Berilah kesimpulan terhadap percobaan yang telah anda lakukan
 - Structural style menggunakan blok program lain untuk membaut program secara modular
 - Semua vhdl harus dicompile, bukan hanya parrentnya
 - Quartus jelek

Kerjain bagian 1 nya jangan lama-lama ya.., bagian 2 bakal butuh waktu lama