Nama	Edgrant Henderson Suryajaya
NPM	2206025016

Kode Asisten	
Jenis Tugas	TP/CS

Jawaban

1. Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.MATH_REAL.ALL;
entity <u>CS RF PSD8 EdgrantHendersonSuryajaya 2206025016</u> is
        CLK : in std logic;
        dataIn : in std logic vector (15 downto 0);
        key : in std logic vector (3 downto 0);
        mode : in std logic;
        enable : in std logic;
        dataOut : out std logic vector (15 downto 0)
end CS RF PSD8 EdgrantHendersonSuryajaya 2206025016;
architecture <u>rtl</u> of <u>CS RF PSD8 EdgrantHendersonSuryajaya 2206025016</u> is
    type state is (SINIT, SADD, SXOR, SSWAP, SSUB, SDONE);
    signal currentState, nextState : state := SINIT;
    function fInit(oldKey: std logic vector) return std logic vector is
        return oldKey & oldKey & oldKey;
    function fAdd(data, newKey : std logic_vector ) return std_logic_vector is
       variable oldKey : unsigned (3 downto 0) := unsigned(newKey(3 downto 0));
```


```
variable block0 : unsigned (3 downto 0) := unsigned(data(3 downto 0));
    variable block1 : unsigned (3 downto 0) := unsigned(data(7 downto 4));
   variable block2 : unsigned (3 downto 0) := unsigned(data(11 downto 8));
   variable block3 : unsigned (3 downto 0) := unsigned(data(15 downto 12));
   block0 := block0 + oldKey;
   block1 := block1 + oldKey;
   block2 := block2 + oldKey;
   block3 := block3 + oldKey;
   return std logic vector(block3 & block2 & block1 & block0);
function fXor(data, newKey : <a href="std logic vector">std logic vector</a> is
   return data xor newKey;
function fSwap(data: std logic vector ) return std_logic_vector is
   return data(7 downto 0) & data(15 downto 8);
-- subtract
function fSub(data, newKey : std logic vector) return std logic vector is
   variable oldKey : unsigned (3 downto 0) := unsigned(newKey(3 downto 0));
   variable block0 : unsigned (3 downto 0) := unsigned(data(3 downto 0));
   variable block1 : unsigned (3 downto 0) := unsigned(data(7 downto 4));
   variable block2 : unsigned (3 downto 0) := unsigned(data(11 downto 8));
   variable block3 : unsigned (3 downto 0) := unsigned(data(15 downto 12));
   block0 := block0 - oldKey;
   block1 := block1 - oldKey;
   block2 := block2 - oldKey;
   block3 := block3 - oldKey;
   return std logic vector(block3 & block2 & block1 & block0);
```

```
function fDone(data : std logic vector) return std logic vector is
    return data;
signal tempData : std logic_vector (15 downto 0);
signal longKey : std logic vector (15 downto 0);
-- Mengupdate state setiap clocktick
clock_upadte: process(clk)
    if rising edge(clk) then
        currentState <= nextState;</pre>
-- state is (SINIT, SADD, SXOR, SSWAP, SSUB, SDONE);
-- Mengupdate state
    case currentState is
        when SINIT =>
            tempData <= dataIn;</pre>
             nextState <= SADD;</pre>
             if enable = '1' then
                 longKey <= fInit(key);</pre>
        when SADD =>
             tempData <= fAdd(tempData, longKey);</pre>
             if mode = '0' then
                 nextState <= SXOR;</pre>
                 nextState <= SSWAP;</pre>
        when SXOR =>
             tempData <= fXor(tempData, longKey);</pre>
```

```
if mode = '0' then
                       nextState <= SSWAP;</pre>
                       nextState <= SSUB;</pre>
             when SSWAP =>
                  tempData <= fSwap(tempData);</pre>
                  if mode = '0' then
                       nextState <= SSUB;</pre>
                       nextState <= SXOR;</pre>
             when SSUB =>
                  nextState <= SDONE;</pre>
                  tempData <= fSub(tempData, longKey);</pre>
             when SDONE =>
                  nextState <= SINIT;</pre>
                  dataOut <= fDone(tempData);</pre>
        wait until falling_edge(clk);
end rtl:
```



2. Simulasi.



Digital Laboratory

3. Urutan state untuk dekripsi

 $INIT \rightarrow ADD \rightarrow SWAP \rightarrow XOR \rightarrow SUB \rightarrow DONE \rightarrow INIT$

4. Apakah hasil output dekripsi sama dengan input enkripsi?

Sama, karena urutan dekripsi adalah kebalikan dari enkripsi, enkripsi dibalik dari akhir, jadinya

• DONE \rightarrow SUB \rightarrow SWAP \rightarrow XOR \rightarrow ADD \rightarrow INIT.

Done dan Init tidak melakukan operasi, jadi urutannya tetap sama, proses jadinya

• INIT \rightarrow SUB \rightarrow SWAP \rightarrow XOR \rightarrow ADD \rightarrow DONE.

XOR dan SWAP adalah operasi simetris, artinya kalau dilakukan 2 kali akan balik ke nilai awal. Namun add dan sub tidak simetris, jika ingin balik ke nilai awal, sub harus diganti ke add dan add harus ganti ke sub. Jadinya proses jadinya

• INIT \rightarrow ADD \rightarrow SWAP \rightarrow XOR \rightarrow SUB \rightarrow DONE.

Karena hal tersebut, dekripsi nilai hasil enkripsi akan mendapatkan nilai awal.