



Case Study

Modul 4: Testbench


1. Sudah didownload



2. Simulasi di model $sim(1 \rightarrow 1 \rightarrow 3 \rightarrow 2 \rightarrow 4 \rightarrow 4 \rightarrow 4)$



3. File testbench telah dibuat




Digital Laboratory

4. Pembuatan kode testbench

```
voteSystem.vhd
                                                                                                                                                             voteSystem_tb.vhd ×
                                                                                                                                                                                                                                                                                                                                                                                              poteSystem_tb.vhd X
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           D I
C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > Users > Edgrant > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > Semester 3 > PSD > C: > UI > Pelajaran > Semester 3 > PSD > C: > UI > Pelajaran > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI > Pelajaran > OneDrive - UNIVERSITAS INDONESIA > Desktop > UI >
                   library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                             entity voteSystem_tb is
end entity voteSystem_tb;
                               architecture rtl of voteSystem_tb is component voteSystem is port (
                                                                port (
input : IN integer;
oneHot : OUT STD_LOGIC_VECTOR(3 downto 0);
vote1 : INOUT integer;
vote2 : INOUT integer;
vote3 : INOUT integer;
vote4 : INOUT integer;
clk : IN STD_LOGIC;
highest : INOUT integer
);
                                                  signal input : <a href="integer">integer</a>; --input
signal vote1, vote2, vote3, vote4, highest : <a href="integer">integer</a>; --output
signal CLK : <a href="SID_LOGIC">SID_LOGIC</a> VECTOR(3 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            DELAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              for DELAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                       input <= 2;
wait for DELAY;
                                               -- constant input stream : integer --array of integer, tapi gak jadi constant DELAY : time := 100 ps;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 for DELAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            DELAY
                                                                                                                                                                                                                                                                                                                                                                                                                                                   input <= 4;
                                               -- membuat unit under test
UUT : voteSystem port map (
                                                               input => input,
oneHOT => oneHOT,
vote1 => vote1,
vote2 => vote2,
vote3 => vote3,
```

5. SS-an simulasi testbench






6. Kode revisi


```
voteSystem.vhd × voteSystem_tb.vhd
                                                                                                                                                                            voteSystem.vhd X
                                                                                                                                                                                                        vote2 <= vote2 + 1;
elsif input = 3 then
oneHot <= "0010";
vote3 <= vote3 + 1;
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
                                                                                                                                                                                                        elsif input = 4 then
oneHot <= "0001";
vote4 <= vote4 + 1;
       | input : IN integer; | oneHot : OUT STD_LOGIC_VECTOR(3 downto 0); |
| vote1 : INOUT integer := 0; |
| vote2 : INOUT integer := 0; |
| vote3 : INOUT integer := 0; |
| vote4 : INOUT integer := 0; |
| vote4 : INOUT integer := 0; |
| clk : IN STD_LOGIC; |
| highest : INOUT integer := 0 |
| clk : INOUT integer := 0 |
                                                                                                                                                                                                        oneHot <= "0000";
report "Input invalid" severity WARNING;</pre>
                                                                                                                                                                                                         -- Check and update highestVote for all candidates
if vote1 > highestVote then
                                                                                                                                                                                                           highestVote <= vote1;
highest <= 1;
architecture rtl of voteSystem is signal highestVote : integer := 0; begin
                                                                                                                                                                                                          if vote2 > highestVote then
                                                                                                                                                                                                            highestVote <= vote2;
highest <= 2;
   -- highestVote <= vote1; --# ** Error: voteSystem.vhd(23): near "highestVo process(CLK) begin  
if falling_edge(CLK) then  
if input = 1 then  
    oneHot <= "1000";  
    vote1 <= vote1 + 1;  
elsif input = 2 then
                                                                                                                                                                                                          if vote3 > highestVote then
                                                                                                                                                                                                           highestVote <= vote3;
highest <= 3;
                                                                                                                                                                                                          if vote4 > highestVote the
                                                                                                                                                                                                             highestVote <= vote4;
highest <= 4;
               elsif input = 2 then
oneHot <= "0100";
vote2 <= vote2 + 1;
             elsif input = 3 then
oneHot <= "0010";
vote3 <= vote3 + 1;
              elsif input = 4 then
  oneHot <= "0001";
  vote4 <= vote4 + 1</pre>
```

Hasil running revisi



Digital Laboratory

7. Buatlah sebuah testbench baru yang akan menguji rangkaian yang sama, tetapi kali ini inputnya menggunakan file "stimulus.txt" yang telah disediakan pada resource Emas! Sertakan code dan screenshot output pada modelsim!



8. Berdasarkan tiga metode pengujian yang dilakukan pada case study kali ini, metode mana yang menurut Anda paling efisien? Jelaskan!



Metode pengujian yang paling efisien adalah menggunakan file untuk membaca input, hal ini karena dengan menggunakan file, jika ingin diubah, sangat mudah, tinggal ubah nilai dalam file txt, tidak usah mengubah codingan.

- 9. Berikan kesimpulan pada praktikum kali ini dalam bentuk poin-poin!
 - Testbench digunakan memberi nilai input untuk pengujian sebuah component vhdl
 - Pada vhdl file dapat digunakan untuk membaca input
 - Assert digunakan untuk menguji sebuah statment, jika statement false, assert akan mengeluarkan error dengan severitas tertuntu
 - Report untuk print dan dapat dikeluarkan saat statement di assert false.