

RISC-V Reference Cheat Sheet

Instructions (a subset)

Name (Format,Op,funct3,funct7)	Syntax	Operation
add (R,51,0,0)	add rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] + \text{reg}[\text{rs2}]$
Add immediate (I,19,0,-)	addi rd, rs1, imm	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] + \text{sext}(\text{imm})$
and (R,51,7,0)	and rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \& \text{reg}[\text{rs2}]$
and immediate (I,19,7,-)	andi rd, rs1, imm	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \& \text{sext}(\text{imm})$
branch on equal (B,99,0,-)	beq rs1,rs2,label	$\text{PC} = \text{BTA}$ if $\text{rs1} == \text{rs2}$ else $\text{PC} = \text{PC} + 4$
branch on not equal (B,99,1,-)	bne rs1,rs2,label	$\text{PC} = \text{BTA}$ if $\text{rs1} != \text{rs2}$ else $\text{PC} = \text{PC} + 4$
divide (R,51,4,1)	div rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] / \text{reg}[\text{rs2}]$ (<i>signed</i>)
divide unsigned (R,51,5,1)	divu rd, rd1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] / \text{reg}[\text{rs2}]$ (<i>unsigned</i>)
jump-and-link (J,111,-,-)	jal rd, label	$\text{PC} = \text{JTA}$, $\text{reg}[\text{rd}] = \text{PC}_{\text{prev}} + 4$
jump-and-link-register (I,103,0,-)	jalr rd, rs1, imm	$\text{PC} = \text{reg}[\text{rs1}] + \text{sext}(\text{imm})$, $\text{reg}[\text{rd}] = \text{PC}_{\text{prev}} + 4$
load byte (I,3,0,-)	lb rd, imm(rs1)	$\text{reg}[\text{rd}] = \text{sext}(\text{mem}[\text{rs1} + \text{sext}(\text{imm})])$
load unsigned byte (I,3,4,-)	lbu rd, imm(rs1)	$\text{reg}[\text{rd}] = \text{mem}[\text{rs1} + \text{sext}(\text{imm})]$
load upper immediate (U,55,-,-)	lui rd, imm	$\text{reg}[\text{rd}] = \text{concat}(\text{imm}, "000000000000")$
load word (I,3,2,-)	lw rd, imm(rs1)	$\text{reg}[\text{rd}] = \text{mem}[\text{rs1} + \text{sext}(\text{imm})]$
multiply (R,51,0,1)	mul rd, rs1, rd2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] * \text{reg}[\text{rs2}]$
or (R,51,6,0)	or rd, rs1, rd2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \text{reg}[\text{rs2}]$
or immediate (I,19,6,-)	ori rd, rs1, imm	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \text{sext}(\text{imm})$
store byte (S,35,0,-)	sb rs2, imm(rs1)	$\text{mem}[\text{rs1} + \text{sext}(\text{imm})] = \text{rs2}$
shift left logical (R,51,1,0)	sll rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \ll \text{reg}[\text{rs2}]$
shift left logical immediate (R,19,1,0)	slli rd, rs1, shamt	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \ll \text{shamt}$
set less than (R,51,2,0)	slt rd, rs1, rs2	$\text{reg}[\text{rd}] = 1$ if $\text{reg}[\text{rs1}] < \text{reg}[\text{rs2}]$ (<i>signed</i>)
set less than immediate (I,19,2,-)	slti rd, rs1, imm	$\text{reg}[\text{rd}] = 1$ if $\text{reg}[\text{rs1}] < \text{sext}(\text{imm})$ (<i>signed</i>)
set less than imm. unsigned (I,19,3,-)	sltiu rd, rs1, (imm	$\text{reg}[\text{rd}] = 1$ if $\text{reg}[\text{rs1}] < \text{sext}(\text{imm})$ (<i>unsigned</i>)
set less than unsigned (R,51,3,0)	sltu rd, rs1, rs2	$\text{reg}[\text{rd}] = 1$ if $\text{reg}[\text{rs1}] < \text{reg}[\text{rs2}]$ (<i>unsigned</i>)
shift right arithmetic (R,51,5,32)	sra rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \gg \text{reg}[\text{rs2}]$
shift right arithmetic imm. (R,19,5,32)	srai rd, rs1, shamt	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \gg \text{shamt}$
shift right logical (R,51,5,0)	srl rd, rs1, rs2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \gg \text{reg}[\text{rs2}]$
shift right logical imm. (R,19,5,0)	srli rd, rs1, shamt	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \gg \text{shamt}$
subtract (R,51,0,32)	sub rd, rs1, rd2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] - \text{reg}[\text{rs2}]$
store word (S,35,2,-)	sw rs2, imm(rs1)	$\text{mem}[\text{reg}[\text{rs1}] + \text{sext}(\text{imm})] = \text{reg}[\text{rs2}]$
exclusive-or (R,51,4,0)	xor rd, rs1, rd2	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \wedge \text{reg}[\text{rs2}]$
exclusive-or imm. (I,19,4,-)	xori rd, rs1, imm	$\text{reg}[\text{rd}] = \text{reg}[\text{rs1}] \wedge \text{sext}(\text{imm})$

Registers

Name	#	Usage
zero	0	Always 0
ra	1	Return address
sp	2	Stack pointer
gp	3	Global pointer
tp	4	Thread pointer
t0-t2	5-7	Temporary
s0-s1	8-9	Saved
a0-a7	10-17	Arguments
s2-s11	18-27	Saved
t3-t6	28-31	Temporary

Notes

- All numbers are in the decimal format
- PC_{prev} is the PC prio to the jump
- $\text{sext}()$ extends and returns a 32-bit 2's-complement value
- $\text{concat}()$ concatenates two bitstrings into a 32-bit value
- Subscripts of an integer X, e.g., $\text{imm}_{4:1|11}$, means a certain bitstring contains the bits 4,3,2,1 followed by bit 11 of X (in the example, imm).
- $\text{BTA} = \text{PC} + \text{signext}(\text{imm})$
- $\text{JTA} = \text{concat}(\text{PC} + \text{signext}(\text{imm}), "0")$
- signed* and *unsigned* means that the operands are treated as positive or negative (*signed*) and only positive(*unsigned*) respectively
- shamt is an abbreviation for "shift amount" and decides by how much something is shifted (see R-format)

Contact

By Artur Podobas at the Royal Institute of Technology, Stockholm, Sweden

If you find any errors or want to give feedback, write to podobas@kth.se

Instruction Formats

# bits	31 ... 25	24 ... 20	19 ... 15	14 ... 12	11 ... 7	6 ... 0
R-format	func7	rs2 / shamt	rs1	funct3	rd	op
I-format	imm _{11:0}		rs1	funct3	rd	op
S-format	imm _{11:5}	rs2	rs1	funct3	imm _{4:0}	op
B-format	imm _{12 10:5}	rs2	rs1	funct3	imm _{4:1 11}	op
U-format	imm _{31:12}				rd	op
J-format	imm _{20 10:1 11 19:12}				rd	op