ó20031

 $\acute{0}200522$

Applying Multi-Core Model Checking to Hardware-Software Partitioning in Embedded Systems

Alessandro Trindade · Hussama Ismail · Renato Degelo · Edilson Galvão · Lucas Cordeiro

the date of receipt and acceptance should be inserted later

Abstract Atualizar o abstract para descrever brevemente os novos algoritmos desenvolvidos We present an alternative approach to solve the hardware (HW) and software (SW) partitioning problem, which uses Bounded Model Checking (BMC) based on Satisfiability Modulo Theories (SMT) in conjunction with a multi-core support using Open MultiProcessing. The multi-core SMT-based BMC approach allows initializing many verification instances based on processors cores numbers available to the model checker. Each instance checks for a different optimum value until the optimization problem is satisfied. The goal is to show that multi-core model-checking techniques can be effective, in particular cases, to find the optimal solution of the HW-SW partitioning problem using an SMTbased BMC approach. The probem of HW-Sw partitioning was modelled on many platforms such as: MAT-LAB R2013a by MathWorks[19], Z3 a theorem solver by Microsoft Research[32] and ESBMC using single-core and multi-core approach. The implemented algorithms are discussed and it's main features highlighted, finally, a comparison of the results is made.

Keywords hardware-software co-design \cdot hardware-software partitioning \cdot optimization \cdot model checking \cdot multi-core \cdot OpenMP

A. Trindade, H. Ismail, R. Degelo, E. Galvão Graduate Program in Electrical Engineering, Federal University of Amazonas, Brazil

E-mail: {iurybessa, hussamaibrahim}@ufam.edu.br and {rdegelo, esj.galvao}@gmail.com

L. Cordeiro

Electronic and Information Research Center, Federal University of Amazonas, Brazil E-mail: :lucascordeiro@ufam.edu.br

1 Introduction

Nowadays, with the strong development of embedded systems, the design phase plays an important role. At early stages, the design is split into separated flows: hardware and software. Consequently, the partitioning decision process, which deals with the decisions upon which parts of the application have to be designed in hardware (HW) and which in software (SW), must be supported by any well-structured methodology. If not, this leads to a number of issues (design flow interruptions, redesigns, and undesired iterations) which affects the overall development process, the quality and the lifecycle of the final system. Starting at the 1990s, intensive research was performed, and several approaches proposed, as shown in [1] and [2].

In any HW and SW design of complex systems, more time is spent on verification than on construction [3]. Formal methods based on model checking offer great potential to obtain a more effective and faster verification in the design process. Programs may be viewed as mathematical objects with behavior that is, in principle, well determined. This makes it possible to specify programs using mathematical logic, which constitutes the intended (correct) behavior. Then, one can try to give a formal proof or otherwise establish that the program meets its specification [4]. Research in formal methods has led to the development of very promising verification techniques, which facilitate the early detection of errors. Model-based verification techniques use models that describe the possible system behavior in a mathematically precise and unambiguous manner. The system models are accompanied by algorithms that systematically explore all the states of the system model.

In [5] and [6] was shown that it is possible to use Bounded Model Checking (BMC) based on Satisfiability Modulo Theories (SMT) to perform HW-SW partitioning in embedded systems. The present work extends those studies since there is a substantial improvement in terms of the genetic algorithm and the SMT-based verification method, which has been extended with a multi-core architecture. Multi-core processors have been used in all segments of industry to implement high-performance computing [7]. In particular, hardware platforms, together with multi-processing platforms, have allowed verification algorithms to distribute tasks executions across multiple processors, which generate an increase in performance if compared to single-core solution. However, most verification algorithms still disregard the limitations of the CMOS technology, which limits the increase of the chip's frequency after it reaches 4 GHz

Deve-se citar as referencias usando o comando cite do latex

Descrever brevemente o funcionamento dos algortimos propostos Here, we exploit the availability of multicore processors; in particular, SMT-based verification methods applied to the HW-SW partition propose are proposed, then the results are compared using ILP (integral linear programming), GA (generic algorithms) in a multi-core version, and the vZ tool that is a state-of-art optimization tool [32].

The ILP algorithm uses intlinprog of the lib "Optimization Toolbox" [35], it's function is to search the lower value that satisfies the problem described in Eq.(1) however, for some types of problems is impossible to use ILP due to the high computational cost, GA is a way to optimize the processing time at the expense of precision, since GA does not guarantee to find the maximum or minimum of the problem. vZ uses optimization functions to rewrite the SMT formulas to find the ideal solution, vZ supports its solution in engines (OptSMT, MaxSMT).

To the best of our knowledge, this is the first work to use a multi-core SMT-based verification to solve a HW-SW partitioning problem in embedded systems. We implement our ideas with the Efficient SMT-based Bounded Model Checker (ESBMC) tool [14]. As its main contribution, this paper shows that it is possible to take advantage of an SMT-based BMC tool in a multi-core architecture to solve optimization problems.

Voces precisam citar as secoes usando o comando ref do latex. Para isso, cada secao deve conter um label. This article is organized as follows: Section 2 gives a background on optimization, optimization with vZ, use of BMC technique with ESBMC, multi-cre ESBMC using OpenMP, ESBMC using optimized techniques of search to multiples cores with OpenMP. Section 3 describes the informal and formal mathematical modeling.

Section 4 briefly describes th ILP and GA. The BMC method is based on SMT and is presented in section 5. The section 6 presents the paritioning model using vZ. The section 7 presents the experimental evaluation. The Section 8 discusses about the related works. Section 9 presents the conclusions and the future work.

2 Background

Introduzir uma breve descrição da seção.

Optimization is the act of obtaining the best result (i.e., the optimal solution) under given circumstances [9]. In the design, construction, and maintenance of any engineering system, engineers have to make many technological and managerial decisions at several stages. The ultimate goal of all such decisions is either to minimize the effort required or to maximize the desired benefit. Because the effort required or the benefit desired in any practical situation can be expressed as a function of certain decision variables, optimization can be defined as the process of finding the conditions that give the maximum or minimum value of a function [9].

2.1 Optimization

There is no single method available for solving all optimization problems efficiently [9]. The most known technique is linear programming, which is an method applicable for the solution of problems in which the objective function and the constraints appear as linear functions of the decision variables. A particular case of linear programming is ILP, in which the variables can assume just integer values. Eq. (1) shows a typical linear programming problem, where and are vectors or matrixes that describe the constraints

$$minf^{t}x \ such that = \begin{cases} A.x \leq b, \\ Aeq.x = beq, \\ x \geq 0. \end{cases}$$
 (1)

In some cases, the time to find a solution using ILP is impractical. Even with the use of powerful computers, a problem can take hours belerunning before an optimal solution is reached. If the optimization problem is complex, some heuristics can be used to solve the same problem faster, e.g., those used in the GA [9]. The only drawback is that the found solution may not be the global minimum or maximum.

Tools such as vZ and ESBMC also explores the optimization problem, both tools have its main purpose the precision, problems with a high quantity of data make the time an obstacle. The sections 2.2 and 2.3 shows

how vZ and ESBMC uses its techniques to solve the paritioning problems, from those techniques an exact answer and reasonable time is exprected.

2.2 Optimization with Vz

A SMT solver is a tool that verifies formula's satisfiability based in a set of rules SMT. Z3 is a SMT solver made by Microsoft Research, freely available to the community, that supports a variety of theories. Z3 brings a solver DPLL together with a correspondence machine for quantifiers. Z3 is implemented in C++. vZ is one of the tools implemented on the Z3 solver, it's base function is to optimize objectives within the logic context of constraints, it stands for the functions that make possible formulate optimized criteria. vZ includes an incremental version of MaxRes to MaxSAT and a Simplex to solve numbers without defined patterns, in it's core MaxSAT is responsible to the restrictions while OptSMT optimize the linear arithmetic objectives. Among all progress of Z3 using vZ the functions hightlights: maximize, minimize e assert-soft.

- maximize(T) this instruction informs to the solver that a given variable T should be maximized, if possible maximize real, integer and bit vector values.
- minimize(T) this instruction informs the solver that a given variable T should be minimized, the accepted types are the same as maximize.
- Assert-Soft F :weight n the instruction Assersoft is a restriction to F, if possible add a weight n, the default is 1.

Lets optimize (K+W), with the restrictions in (K < 2) and (W-K < 1), the expected result of the optimization described in the code below is 2. the model generated by vZ shows that K = 1 and W = 1.

Algorithm 1 Code "SMT" using vZ

- (declare-const K Int)
- (declare-const W Int)
- 3. (assert (< K 2))
- 4. (assert (< (- W K) 1))
- 5. (maximize (+ K W))
- 6. (check-sat)

Accordingly to [34] the architecture of vZ can be described on the image XXX, initially the formulas and the SMT objectives are converted to problems MaxSAT, if there are many objectives, vZ invokes MaxSAT or OptSAT. To restrictions in real values using "Box", vZ combines all linear arithmetic and calls the OptSMT. When we use "soft constrains" in the mode "lexicographic" vZ invokes MaxSAT.




Fig. 1 vZ Architecture

Z3 is available for platforms like C, C ++, Java, .NET and Python, it is possible to download the Z3 with vZ in http://z3.codeplex.com. API in python was used to formulate the optimization problem on the vZ tool.

2.3 Bounded Model Checking with ESBMC

Model checking refers to algorithms for exploring the state space of a transition system to determine if it obeys a specification of its intended behavior [3], [4]. These algorithms can perform exhaustive exploration in a highly automatic way and, thus, have attracted much interest in industry. However, model-checking has been held back by the state explosion problem, in which the number of states in a system grows exponentially in the number of system components [10]. Much research has been devoted to mitigate this problem.

Among the recent techniques, there is one that combines model checking with satisfiability solving. This technique, known as bounded model checking (BMC), does a very fast exploration of the state space, and for some types of problems, it offers large performance improvements over previous approaches, as shown in [10]. In particular, BMC based on Boolean Satisfiability (SAT) has been introduced as a complementary technique to binary decision diagrams for alleviating the state explosion problem.

The basic idea of BMC is to check the negation of a given property at a given depth: given a transition system M, a property ϕ , and a bound K, BMC unrolls the system times and translates it into a verification condition (VC) φ such that φ is satisfiable if and only if ϕ has a counterexample of depth K or less [10]. To cope with increasing software complexity, SMT solvers can be used as back-ends for solving the generated VCs, as shown in [11], [12], and [13].

According to [14] and [15], SMT-based model checking can be used to verify the single- and multi-threaded software. In [16], ESBMC can also be used to model check C++ software based on SMT solvers. In [5] and

[6] it was shown that it is possible to use ESBMC, as an optimization tool.

There are two directives in C/C++ that can be used to guide a model checker to solve an optimization problem: ASSUME and ASSERT. The directive ASSUME is responsible for ensuring the compliance of constraints (software costs), and the directive ASSERT controls the halt condition or code violation (minimum hardware cost). Then, with some C/C++ code, it is possible to guide ESBMC to solve optimization problems.

3 Mathematical modeling

The mathematical modeling was taken from [1], [2].

3.1 Informal Model (or Assumptions)

The informal model can be described by five characteristics. First, there is only one software context, i.e., there is just one general-purpose processor, and there is only one hardware context. The components of the system must be mapped to either one of these two contexts. Second, the software implementation of a component is associated with a software cost, which is the running time of the component. Third, the hardware implementation of a component has a hardware cost, which can be area, heat dissipation, and energy consumption. Fourth, based on the premise that hardware is significantly faster than software, the running time of the components in hardware is considered as zero. Finally, if two components are mapped to the same context, then there is no overhead of communication between them; otherwise, there is an overhead. The consequence of these assumptions is that scheduling does not need to be addressed in this work. Hardware components do not need scheduling, because the running time is assumed to be zero. Because there is only one processor, software components do not need to be scheduled as well. Therefore, the focus is only on the partitioning problem. That configuration describes a first-generation co-design, where the focus is on bipartitioning [17].

3.2 Formal Model

The inputs of the problem are: A directed simple graph G = (V, E), called the task graph of the system, is necessary. The vertices $V = \{V_1, V_2, \dots, V_n\}$ represent the nodes that are the components of the system that will be partitioned. The edges E represent communication between the components. Additionally, each node V_i has a cost $h(V_i)$ (or h_i of hardware (if implemented

in hardware) and a cost $s(s_i)$ (or s_i of software (if implemented in software). Finally, $c(V_i, V_j)$ represents the communication cost between V_i and V_j if they are implemented in different contexts (hardware or software).

Based on [1], is called a hardware-software partition if it is a bipartition of $V: P = (V_h, V_s)$, where $V_h \cup V_s = V$ and $V_h \cap V_s = 0$. The crossing $E_p = \{(V_i, V_j): V_i \in V_s, V_j \in V_h \text{ or } v_i \in V_h, v_j \in V_s \text{ edges are } .$ The hardware cost of P is given by Eq. (2), and the software cost of P (i.e., software cost of the nodes and the communication cost) is given by Eq. (3):

$$H_p = \Sigma(v_i \in Vh)H_i \tag{2}$$

$$S_p = \Sigma(v_i \in V_s)S_i + \Sigma(v_i, v_j) \in E_p) C(V_i, V_j)$$
 (3)

Three different optimization and decision problems can be defined. In this paper, the focus is on the case that S_0 is given, i.e., to find a P HW-SW partitioning so that $S_p \leq S_0$ and H_p is minimal (system with hard real-time constraints). So, based on Eq. (1) and Eq. (3) the optimization problem's restrictions can be reformulated as: $s(1-x)+c|E_x| \leq S_0$, where x is the decision variable. Concerning the complexity of this problem, reference [1] demonstrates that it is NP-Hard.

4 Partitioning problem using ILP-based, Genetic Algorithms

The ILP and GA were taken from [5] and [6]. Both use slack variables in order to be possible to represent the constraints and to use commercial tools. However, GA had improvements from the parameters of related studies in order to increase the solution accuracy without producing timeout. The tuning was performed by empirical tests and resulted in changing of three parameters, which are passed to function ga of MATLAB [18]: the population size was set from 300 to 500, the Elite count changed from 2 (default value) to 50, and the number of Generations changed from 100* NumberOfVariables (default) to 75.

5 Analysis of the partitioning problem using ESBMC

Introducao da secao.

5.1 Multi-core ESBMC with OpenMP

Nowadays, although the CPU used to perform tests usually has a modern multi-core architecture, with the ability to run several threads on different processing

cores, ESBMC verification runs are still performed only in a single-core. For instance, if the processor has 8 processing cores available, only one is used for the verification and the others remain idle. There is a significant unused hardware resource during this process.

Fig.1 shows the ESBMC architecture, which consists of the C/C++ parser, GOTO Program, GOTO Symex, and SMT solver [16]. In particular, ESBMC compiles the C/C++ code into equivalent GOTO-programs (i.e., control-flow graphs) using a gcc-compliant style. The GOTO-programs can then be processed by the symbolic execution engine, called GOTO Symex, where two recursive functions compute the constraints (C) and properties (P); finally it generates two sets of equations (i.e., $C \land \neg P$) which are checked by an SMT solver.

The main factor for ESBMC to use only a single-core relies on its back-end (i.e., SMT Solver). Currently, the SMT solvers supported by ESBMC are: Z3 [24], Boolector [25], MathSAT [26], CVC4 [27], and Yices [28]. Most of them do provide neither multi-threaded support nor a parallel version to solve the generated SMT equations.




Fig. 2 gestaucht

6

To optimize the CPU resources utilization without modifying the underlying SMT Solver, the Open Multi-Processing (OpenMP) library [23] is used in this present work as a front-end for ESBMC.

OpenMP is a standard Application Programming Interface (API) for shared memory programming, which has been very successful for structural parallelism in applications. The API provides a directive-based programming approach to write parallel versions of C/C++ programs [33]. In OpenMP, the implementation is based on the fork-join model. The main thread executes the sequential parts of the program; if a parallel region is encountered, then it forks a team of worker threads. After the parallel region finishes (i.e., the API waits until all threads terminate), then the main procedure gets back to the single-threaded execution mode [7]. Fig. 2 shows our approach called "Multi-core ESBMC".

Multi-core ESBMC obtains the problem specification represented by a C program, which is violated when the




Fig. 3 gestaucht

correct optimum value () parameter is reached; Multicore ESBMC starts a parallel region with different instances of ESBMC, based on the number of available processing cores. All these ESBMC instances run independently of each other, as shown in Fig. 2; note that there is no shared-memory (or message-passing) mechanism among the threads. In particular, different threads are managed by the OpenMP API, which is responsible for the thread lifecycle: start, running, and dead states, using different values as condition. After executing instances, if there is no code violation, then multi-core ESBMC starts new instances again. During the parallel region execution, if a violation is found in any running thread, then it presents the counterexample with the violation condition and the verification time. If all threads of the batch processing are terminated, then multi-core ESBMC finishes its execution.

5.2 Multi-core ESBMC with OpenMP using Binary Search

The original parallelization was made by continuously forking the instances of the ESBMC until the first violation is find. Since OpenMP only returns from a parallelized loop when every forked thread finishes, some processor could remain idle for some time.

Consequently, the first approach aims to remove the idle time from the parallel loops, by creating workers inside the threads to execute the next step until a violation is found. This approach could potentially lead to a great improvement, but as ESBMC executes the sequential steps almost at the same time, the processor does not remain idle for a longer period and thus there is almost no optimization.




Fig. 4 gestaucht

The most optimized approach applies a parallelized binary search to reduce the amount of steps executed in order to find the most optimized solution. As a result, the controller is designed to return the best step to execute so that the number of steps are reduced as maximum as possible. The parallelized binary search accomplishes this by splitting the domain into intervals and then returning the middle of the largest interval, which thus creates two new intervals.




Fig. 5 gestaucht

As example, given a problem of domain 1 to 20, firstly we create an initial interval from 1 to 20. When the next available core asks for a step to execute, the controller gets the biggest interval, which in this case is 1-20, divide it by 2, creates two new intervals and return the middle of the original interval. Therefore, there would be 2 new intervals, one from 1 to 9 and

another one from 11 to 20, and the returned step would be 10. The controller also checks when an interval has less than two elements to avoid the creation of empty or invalid intervals.




Fig. 6 gestaucht

Additionally, since there is a gap between the steps, produced by the customized binary search; in particular, there might be several steps are not executed. For instance, in the example above, if step 10 returns false, then one can conclude that all steps after 10 is false as well. However, if the same step 10 is true, we can assume that all steps before 10 is true as well.

As a result, a method to remove unnecessary steps is implemented in the controller by removing or shrinking existing intervals. This approach leads to a high impact in the verification time. However, if a step is running and is not needed anymore, the worker kills the forked process and starts a new one.

Colocar um caption em todos os algoritmos.

Algorithm 2 Steps Calculation using Intervals

```
01. GetNextStep(){
02. int largestChunk = -1;
    chunk largest;
04.
    for each(chunk in chunks){
       if(chunk.right - chunk.left > largestChunk){
06.
             largestChunk = chunk.right - chunk.left;
07.
             largest = chunk;
08.
09.
10.
     chunks.remove(largest);
     int median = largest.left +
11.
    floor((largest.right - largest.left) / 2)
12.
     if(median > 0){
        if(largest.right - largest.left > 1)
13.
14.
           chunks.add(new chunk(largest.left, median
      1)):
15.
        if(largest.right != largest.left)
16.
           chunks.add(new chunk(median + 1,
    largest.right);
17.
18.
     return median;
19. }
```

The algorithm above describes how the customized binary search calculates and returns the step to be executed. From line 4 to 9 the algorithm finds the biggest interval. Then from the line 10 the biggest interval is

removed and the median is calculated in the line 11. Then 2 new intervals are created, the left side on line 14 and the right side on the line 16. At the end, the median is returned.

Colocar um caption em todos os algoritmos.

Algorithm 3 Worker sample

8

```
O1. step = controller.GetNextStep();
O2. int pid = ExecuteStep(step);
O3. while(isRunning(pid)){
O4. if(!controller.isNeeded(step))
O5. kill(pid);
O6. }
```

The algorithm above describes how the worker starts and monitors the ESBMC instances. The algorithm starts by retrieving the step to execute from the controller (line 1), starts the instance of ESBMC and get the process id from the forked process (line 2). While the step is being executed, the controller checks whether this step is still needed (line 4). If not, then the ESBMC instance is killed (line 5) and the worker is free to initiate another step.

6 Verification Algorithm using ESBMC

ESBMC pseudocode shows the algorithm with the same restrictions and conditions placed on ILP and GA. Two values must be controlled to obtain the results and to perform the optimization. One is the initial software cost, as defined in Section III.G. The other is the halting condition (code violation) that stops the algorithm.

The ESBMC algorithm starts with the declarations of hardware, software, and communication costs. also must be defined, as the transposed incidence matrix and the identity matrix, as typically done in MATLAB. Here, the matrices A and b are generated. At that point, the ESBMC algorithm starts to differ from the ILP and GA presented in [5] and [6].

It is possible to tell the ESBMC with which type of values the variables must be tested. Therefore, there is a declaration to populate all the decision variables x with non-deterministic Boolean values. Those values that change for each test will generate a possible solution and obey the restrictions. If this is achieved, then a feasible solution is found and the ASSUME directive is responsible for ensuring the compliance of constrains (i.e., $A.x \leq b$).

A loop controls the cost of hardware hint, starting with zero and reaching the maximum value considering the case, where all nodes are partitioned to hardware. To every test performed, the hardware hint is compared to the feasible solution. This is accomplished by an AS-

SERT statement at the end of the algorithm, a predicate that controls the halt condition (true-false statement). If the predicate is FALSE, then the optimization is finished, i.e., the solution was found. The ASSERT statement tests the objective function, i.e., the hardware cost, and will stop if the hardware cost found is lower than or equal to the optimal solution. However, if ASSERT returns a TRUE condition, i.e., the hardware cost is higher than the optimal solution, then the modelchecking algorithm restarts and a new possible solution is generated and tested until the ASSERT generates a FALSE condition. When the FALSE condition happens at verification-time, the execution code is aborted and ESBMC presents the counterexample that caused the condition to be broken. That is the point in which the solution is presented (minimum HW cost).

In the ESBMC algorithm, which is shown below, it is not necessary to add slack variables because the modulus operation is kept, which reduces the number of variables to be solved.

Colocar um caption em todos os algoritmos.

Algorithm 4 Pseudocode describing ESBMC

01. Initialize Variables

```
02. Declare number of nodes and edges
03. Declare hardware cost of each node as array (h)
04. Declare software cost of each node as array (s)
05. Declare communication cost of each edge (c)
   Declare the initial software cost of (SO)
07. Declare transposed incidence matrix graph {\tt G} (E)
08. Define the solutions variable (Xi) as Boolean
09. main {
10.
    for TipH = 0 to Hmax do {
     populate Xi with nondeterministic/test values
11.
12.
     Calculate s(1-x)+c|Ex| and store at variable
13.
     Requirement isured by Assume (Variable <= S0)
14.
     Calculate Hp cost Based on value tested of Xi
15.
     Violation check with Assert(Hp > TipH)
16. }
17. }
```

In the multi-core ESBMC algorithm, the only difference is the fact that the value of TipH and its range is not declared in the algorithm, as shown in ESBMC Pseudocode. The proposed approach is invoked for each test problem, as follows: esbmc-parallel < Filename.c > < hminvalue > < Hmax >

Where < Filename.c > is the optimization problem described in ANSI-C format, < hminvalue > is the minimum (zero to HW-SW partitioning problem) and < Hmax > is the maximum hardware cost for the specified problem.

Therefore, the algorithm starts different instances of ESBMC using the different optimization values, in ascending order, for Hmax in order to find a violation. If all instances finish and no violation is found, then

multi-core ESBMC starts new N instances. When a violation is found, it reports time and hardware cost. If multi-core ESBMC tests all the possibilities for the hardware cost and has not found a violation, then it reports: Violationnot found.

7 Analysis of the partitioning problem using vZ

The code below shows the conditions applied on ILP, GA and ESBMC converted to the vZ tool described in [34] and [35].

A vZ context is created, it receives the restrictions and returns the model if a solution to the set of rectictions exists. Later the number of nodes are declared, number of edges, the number of, the cost of hardware, cost of software, cost of communication and the incidence matrix E.

The arithmetic declarations described on the lines 10, 11,12 e 13 of the code are a transcription of the formula $S(1-x)+C|Ex|\leq S0$ described on the section III.B, refers to the cost of software (SF). Note that in the line 11 a temporary variable called TMP is created to represent C|Ex|, then the product between the absolute value of TMP and the vector C declared in the line 07, then the result of the cost of communication is generated (CMC).

In the line 13, the Fobj (Objective Function) is declared. It is a product between the cost of hardware with the vector that contains the values 0 and 1. Fobj should be minimized to get the best hardware solution

Two restrictions are imposed, the first refers to the sum between the cost of software and communication, the result of the sum should be less than , the second restriction tells to vZ that Fobj should be minimized. So the model is checked, once a solution that complains the restrictions, the value of the Fobj is printed.

Colocar um caption em todos os algoritmos.

Algorithm 5 Pseudocode describing vZ

- 01.#Init Values
 02. Create vZ context
- 03. Create binary vector (x)
- 04. Declare number of nodes, edges and S0
- 05. Declare hardware cost of each node as array (h)
- 06. Declare software cost of each node as array (s)
- 07. Declare communication cost of each edge (c)
- 08. Declare transposed incidence matrix graph G (E) 09.#Arithmetic
- 10. SF receive s(1-x)
- 11. TMP vector receive E|x|
- 12. CMC receive c*|EX|
- 13. Fobj receive x[i] * h[i]
- 14.#Asserts
- 15. Add restrictions (SF + CMC <= S0)

- 16. Add restrictions to minimize Fobj
- 17. Check Model
- 18. Print Result

Nice team.

8 Experimental Evaluation

ESBMC 1.24 running on a 64-bit Ubuntu 14.04.1 LTS operating system was used. Version 2.0.1 of Boolector SMT-solver [25] (freely available) was used as well. For the ILP and GA formulations, MATLAB R2013a from MathWorks with Parallel Computing Toolbox was used [18]. MATLAB is a dynamically typed high-level language known as the state-of-the-art mathematical software [19] and is widely used by the engineering community [20]. The built in Z3 tool vZ [34] available freely was also used. A parallel approach of the ESBMC sequential search ascending, descending and binary was implemented in c++11. A desktop with 24GB of RAM and i7 (8-cores) from Intel with clock of 3.40 GHz was used. Each time was measured 3 times in GA (average taken) and just once in ESBMC and ILP. The reason is that GA times are not so close as ESBMC and ILP. A time out condition (TO) is reached when the running time is longer than 7,200 seconds. A memory out (MO) occurs when the tool reaches 24GB of memory. TABLE I. lists the benchmarks1.

 Table 1
 Description of Benchmarks

Name	Nodes	Edges	Description
CRC32	25	32	32-bit cyclic redundancy check [21]
Patricia	21	48	Routine to insert values in Patricia Tree [21]
Dijkstra	26	69	Computer shortest paths in a graph [21]
Clustering	150	331	Image segmentation algorithm in a medical application
RC6	329	448	RC6 cryptography graph algorithm
Fuzzy	261	422	Clustering algorithm based on fuzzy logic
Mars	417	600	MARS cipher from IBM algorithm

The results obtained that standout were the ILP and vZ. Vz solved correctly 4 of 7 algorithms, got an false positive in the algorithm RC6, the slowest result compared with ILP was Patricia that was 3.33 times faster, vZ returned two TO (time outs) in Fuzzy and Mars.

In contrast, ILP solved correctly 6 of 7 algorithms, do not had any false positive, the resolution time is bigger compared with vZ and lower compared with ES-BMC, it shows that ILP is optimized to solve problems but has an average resolution time.

The only technique apple to solve all algorithms was GA, however it's precision was not satisfatory, it had error rate between -37.6% and 29.0%.

All versions of parallel ESBMC got better results compared with the sequential approach, stands out the binary version described on the section 2.5, the performance get better as the number of nodes and edges get bigger. The clustering algorithm when processed by the parallel ESBMC had 3.13 better performance than ILP, it's time was 207 seconds and is very cloe to the solution of vZ that is 109 seconds.

The table 2 shows the advances in the parallelization of algorithms of partitioning problems, ESBMC had great results when executed in parallel, the vZ and ILP had precise results as ESBMC.

Table 2 Results of the benchmarks

		CRC32	Patricia	Dijkstra	Clustering
	Nodes	25	21	26	150
	Edges	32	48	69	331
	S0	20	10	20	50
Exact	Hp	15	47	31	241
Solution	Sp	19	4	19	46
vZ	T(s)	0.2	0.3	0.6	109
	Hp	15	47	31	241
ILP	T(s)	2	1	2	649
	Hp	15	47	31	241
GA	T(s) E%	7 13.3	7	9 29	340 1.7
ESBMC	T(s)	31	362	292	3010
	Hp	15	47	31	241
ESBMC	T(s)	2	6	7	1615
MC	Hp	15	47	31	241
ESBMC	T(s)	4	10	11	2238
PS	Hp	15	47	31	241
ESBMC	T(s)	6	5	6	207
PB	Hp	15	47	38	241

The table 3 is an extensiion of table 2. The table 3 shows the problems with a higher node and edges quantity, this increase impact directly in the processing time. RC6 had time out for all versions of ESBMC, vZ e GA haven't had the right answer, and ILP solved correctly the problem. Fuzzy had 3 time outs, 3 memory outs, e a wrong answer. ILP was the only one that could

solve Mars, GA solved incorrectly and all others had TO or MO.

Table 3 Results of the benchmarks

		RC6	Fuzzy	Mars
	Nodes	329	261	417
	Edges	448	442	600
	S0	600	4578	300
Exact	Hp	692	13820	876
Solution	Sp	533	4231	297
vZ	T(s) Hp	112 241	TO _	TO -
ILP	T(s) Hp	1806 692	TO _	5.42 876
GA	T(s)	2050	1.37	5000
	E%	-6.5	-37.6	-27.5
ESBMC	T(s)	T0	MO	MO
	Hp	-	-	-
ESBMC MC	T(s) Hp	T0 -	TO -	TO -
ESBMC	T(s)	T0	MO	MO
PS	Hp	-	-	-
ESBMC	T(s)	T0	MO	MO -
PB	Hp	-	-	

Clustering described in the table 2 seems to be the limit to test the described tools, its important highlight that the number of nodes higher than 150 lead on TM or MO and wrong answers. ILP showed robustness, getting good results processing a high amount of ndoes and edges.

9 Related Work

Descrever mais dois ou três trabalhos relacionados, em especial, os artigos do vZ.

Since the second half of the first decade of the 2000s, three main paths have been tracked to improve or to present alternative solutions to the optimization of HW-SW partitioning, i.e., to find the exact solution [2], to use heuristics to speed up performance time [1], and hybrid ones [22].

In the first group, the exact solution to the HW-SW partitioning problem is found. The use of SMT-based verification presented in this paper can be grouped into this category, because the exact solution is found with the given algorithm. The difference is based only in terms of the technique chosen to solve the problem. Another path followed in past initiatives and which has had more studies is the creation of heuristics to speed up the running time of the solution. The difference between this kind of solutions and SMT-based verification

is based on two facts: ESBMC is guaranteed to find the exact solution, but the heuristics are faster when the complexity is greater.

Finally, there are approaches that mixes heuristics with exact solution tools. The idea is to use a heuristic to speed up some phase of an exact solution tool. It worth mentioning that the final solution is not necessarily an optimal global solution. Only the SMT-based verification is guaranteed to find the exact solution, but hybrid algorithms are faster when complexity rises.

In terms of SMT-based verification, most work is restricted to present the model, its modification to programming languages (e.g., C/C++ and Java), and the application to multi-thread algorithms or to embedded systems to check for program correctness. In [16] it presents a bounded model checker for C++ programs, which is an evolution of dealing with C programs and [14] uses the ESBMC model checker for embedded ANSI-C software. In [5] and [6] it was proven that it is possible to use ESBMC to solve HW-SW partitioning, but in a single core way. There are related studies focused on decreasing the verification time of model checkers by applying Swarm Verification [29], and modifications of internal search engines to support parallelism [30], but there is still the need for initiatives related to parallel SMT solvers [31]. Recently, the SMT solver Z3 has been extended to pose and solve optimization problems modulo theories [32].

10 Conclusions

Concerning the comparative tests, with the four techniques presented in this paper to solve HW-SW partitioning, it was evident that none of them is indicated to partition problems with more than 400 nodes. The computing time to solve the optimization problem reached some hours of execution on a standard desktop computer. If we consider less than 400 nodes, then it is possible to use ILP as the best solution provider. If the problem to be solved has 150 nodes or less, then ES-BMC represents a feasible alternative. GA had an intermediate result in terms of performance, but the error presented from exact solution made it not acceptable to that kind of application. This error may be reduced by changing some parameters.

If considering off-the-shelf tools, as MATLAB to ILP and GA, the coding is simpler. However, ESBMC has a BSD-style license and can be downloaded and used for free. Concerning the two versions of ESBMC, it is possible to conclude that Multi-core ESBMC had better performance results than pure ESBMC. Thus, considering that nowadays the processors have more

and more cores, when modeling the problem, it is possible to consider multi-core ESBMC as an alternative to solve the partitioning problem. Future work can be done to decrease the processing time of ESBMC (solver included).

Finally, there is an issue about 150 nodes problem, since it seems to be the limit of ESBMC. It really depends on the modeling granularity of the problem. Some researchers propose fine-grained models, in which each instruction can be mapped to either HW or SW. This may lead to thousands of nodes or even more. Others defend coarse-grained models, where decisions are made for bigger components, thus even complex systems may consist of just some dozens of nodes to partition. In principle, a fine-grained approach may allow to obtain better partitions, but at the cost of an exponential increase of the size of the search space. On future works we will address improvements in the ES-BMC, we hope to remove the parallel layer on top of ESBMC and implement it on it's core, it would optimize the processing time.

11 References

References

- Arató, P., Juhász, S., Mann, Z.A., Orbán, A., Papp, D., "Hardware/software partitioning in embedded system design. In: Proceedings of the International Symposium of Intelligent Signal Processing," pp. 192-202 (2003)
- Mann, Z.A., Orbán, A., Arató, P., "Finding optimal hardware/software partitions. In: Formal Methods in System Design, vol. 31," Springer, pp. 241-263.
- Baier, C., Katoen, J-P. "Principles of Model Checking. The MIT Press, London (2008)"
- Clarke, E., Emerson, E., Sifakis, J. "Model checking: algorithmic verification and debugging. In: Communications of the Association Computing Machinery (ACM), vol. 52, i. 11," pp. 74-84 (2009)
- Trindade, A., Cordeiro. L. "Applying SMT-based verification to hardware/software partitioning in embedded systems. In: Design Automation for Embedded Systems. Springer, New York (2015)"
- Trindade, A., Cordeiro, L. "Aplicando Verificação de Modelos para o Particionamento de Hardware/Software. In: Brazilian Symposium on Computing Systems Engineering (SBESC), 2014, Manaus – AM, Brazil. Anais SBESC," pp. 1-6 (2014).
- Wu, M., Wu, W., Tai, N., Zhao, H., Fan, J., Yuan, N. "Research on OpenMP model of the parallel programming technology for homogeneous multicore DSP. In: International Conference on Software Engineering and Service Science (ICSESS)," pp. 921,924, IEEE (2014)
- 8. Tang, T., Lin, Y., Ren, X. "Mapping OpenMP concepts to the stream programming model. In: Int. Conference on Computer Science Education (ICCSE)," pp. 1900-1905, IEEE (2010)
- 9. Rao, S. "Engineering Optimization: Theory and Practice. 4th edition. John Wiley & Sons, Hoboken (2009)"

 Biere, A. "Bounded model checking. In: Biere, A., Heule, M., van Marren, H., Walsh, T. (org.) Handbook of Satisfiability, IOS Press, pp. 457–481, Amsterdam (2009)"

- Clarke, E., Kroening, D., Lerda, F. "A Tool for Checking ANSI-C Programs. In: Proceedings of the Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS 2988", pp. 168-176 (2004)
- Armando, A., Mantovani, J., Platania, L. "Bounded model checking of software using SMT solvers instead of SAT solvers. In: International Journal on Software Tools for Technology Transfer, Vol. 11, p. 1," pp. 69-83 (2009)
- for Technology Transfer, Vol. 11, n. 1," pp. 69-83 (2009) 13. Ganai, M., Gupta, A. "Accelerating high-level bounded model checking. In: Proceedings of the IEEE/ACM International Conference on Computer-Aided Design," pp. 794–801 (2006)
- Cordeiro, L., Fischer, B., Marques-Silva, J. "SMT-based bounded model checking for embedded ANSI-C software.
 In: IEEE Transactions on Software Engineering, vol. 38, ed. 4," pp. 957-974 (2012)
- Cordeiro, L., Fischer, B. "Verifying multi-threaded software using SMT-based context-bounded model checking. In: Proceedings of the 33rd International Conference on Software Engineering," pp. 331-340 (2011)
- 16. Ramalho, M., Freitas, M., Souza, F., Marques, H., Cordeiro, L. "SMT-Based Bounded Model Checking of C++ Programs. In: International Conference and Workshops on the Engineering of Computer-Based Systems," pp. 147-156, IEEE (2013)
- 17. Teich, J. "Hardware/Software Codesign: The Past, the Present, and Predicting the Future. In: Proceedings of the IEEE, vol. 100," pp. 1411-1430 (2012)
- The MathWorks, Inc "MATLAB (version R2013a). Natick, MA (2013)"
- Tranquillo, J. "Matlab for Engineering and the Life Sciences. Synthesis Lectures on Engineering. Morgan & Claypool (2011)"
- Hong, L., Cai, J. "The application guide of mixed programming between MATLAB and other programming languages. In: Proceedings of the 2nd International Conference on Computer and Automation Engineering (IC-CAE)," pp. 185-189 (2010)
- Guthaus, M., Ringenberg, J., Ernst, D., Austin, T., Mudge, T., Brown, R. "MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of the IEEE 4th annual workshop on workload characterization," pp. 3-14 (2001)
- Arató, P., Mann, Z.A., Orbán, A. "Algorithmic aspects of hardware/software partitioning. In: Association Computing Machinery Transactions on Design Automation of Electronic Systems, vol. 1," pp. 136–156 (2005)
- Dagum, L., Menon, R. "OpenMP: an industry-standard API for shared-memory programming. In: Computational Science & Engineering, vol. 5, issue 1," pp. 46-55, IEEE (1998)
- De Moura, L., Bjørner, N. "Z3: An Efficient SMT Solver. In: Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS 4963," pp. 337–340, Springer (2008)
- Brummayer, R., Biere, A. "Boolector: An Efficient SMT Solver for Bit-Vectors and Arrays. In: Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS 5505," pp. 174–177, Springer (2009)
- Barrett, C., Conway, C. Deters, M., Hadarean, L., Jovanovic, D., King, T., Reynolds, A., Tinelli, C. "CVC4. In: Computer-Aided Verification (CAV), LNCS 6806," pp. 171-177, Springer (2011)

- Bozzano, M., Bruttomesso, R., Cimatti, A., Junttila, T., Rossum, P., Schulz, S., Sebastiani, R. "MathSAT: Tight integration of SAT and mathematical decision procedures. In: Journal of Automated Reasoning, Springer (2005)"
- 28. Dutertre, B. "Yices 2.2. In: Computer-Aided Verification (CAV), LNCS 8559," pp. 737–744, Springer (2014)
- Holzmann, G.J., Joshi, R., Groce, A. "Swarm Verification Techniques. In: IEEE Transactions on Software Engineering, vol. 37, issue 6," pp. 845, 857, IEEE (2011)
- Holzmann, G. "Parallelizing the spin model checker. In: Proceedings of the 19th International Conference on Model Checking Software (SPIN 2012), LNCS 7385," pp. 155-171, Springer (2012)
- Wintersteiger, C., Hamadi, Y., De Moura, L. "A Concurrent Portfolio Approach to SMT Solving. In: International Conference on Computer-Aided Verification (CAV), LNCS 5643," pp. 715-720, Springer (2009)
- Bjorner, N., Phan, A-D., Fleckenstein, L. "vZ An Optimizing SMT Solver. In: International Conference on Tools and Algorithms for the Construction and Analysis of Systems (TACAS), LNCS 9035," pp. 194-199, Springer (2015)
- Qawasmeh, A., Malik, A., Chapman, B. "OpenMP task scheduling analysis via OpenMP runtime API and tool visualization. In: Parallel & Distributed processing symposium work-shop (IPDPSW), 2014 IEEE International," pp. 1049-1058, IEEE (2014)
- 34. Nikolaj Bjorner and Anh-Dung Phan "vZ Maximal Satisfaction with Z3. SCSS 2014. 6th International Symposium on Symbolic Computation in Software Science."