Performance Investigation of Emerging Nano Devices for Low Power Analog Circuits

Satish M. Turkane

Research Scholar, Department of Electronics and Telecommunication, Matoshri College of Engineering & Research Centre, Nashik, Savitribai Phule Pune University, Pune, Maharashtra, India. satish turkane@yahoo.co.in*

Abstract—Differential amplifiers are essential part of several analog systems. This paper proposes a design of Single Stage Differential Amplifier based on the 32 nm FinFET technologies. We have designed a differential amplifier for certain specifications such as Slew Rate, Gain, CMRR, Unity Gain Bandwidth and Frequency Response and its comparison with 32 nm differential amplifiers using conventional MOSFET, FinFET and CNFET is made. The proposed typical Single Stage Differential Amplifier is given a supply voltage of 1.0V and it generates an open loop Gain of 19.39 dB, Slew Rate of 8.74E+6 V/µsec, Unity Gain Bandwidth of 256 MHz. All Simulations are done on Hspice simulation software. The simulations focus that, at the existing stage, the FinFET circuit performs best than the MOSFET and CNFET in terms of Gain, CMRR and Slew Rate.

Keywords- CNFET; Differential amplifier; MOSFET; Slew Rate; Cutoff frequency; Independently Driven Double Gate (IDDG); C_L (Load Capacitance).

I. INTRODUCTION

The movement in CMOS scaling is pushing device dimensions to the Decca-nanometer. This needs to present novel materials and novel device structures to take of the advantages as far as device performance connected with device scaling [1].

Voluminous technological and device structure variants will be proposed, like Single gate FETs, SOI FETs, multiplegate FETs and CNFETs etc and so forth to make accessible extensions. Amongst that, FinFETs and CNFETs have been as of late turning into an essential innovation for low power, little voltage applications. Double Gate based transistors are capable to substitute CMOS later on, because of its higher electrostatics, higher versatility and stability. Differential amplifiers are key component of the analog circuits [2].

The Carbon nanotubes existing are exclusive prospect as one and only of the rare schemes where the investigational device dimensions will extent to the very small models. Might equal the forecasts, thus in belief permitting the experimental justification of computational methods and computational device scheme [3].

It is fundamental to create extraordinary enactment analog integrated circuits with diminished supply voltages. At tremendous supply voltages, there is a trade-off amongst A. K. Kureshi

Principal, Vishwabharti Academy's College of Engineering, Ahmednagar, Savitribai Phule Pune University, Pune Maharashtra, India. akkureshi@rediffmail.com

Power, Slew Rate and Gain and other performance parameters. During this paper, we tend to concentrate on projected style and examination of low-power, low-voltage Single Stage Differential Amplifier utilizing MOSFET, CNFET and FinFET technology. Simulation characteristics of FinFET based differential amplifier is compared with conventional CMOS and CNFET based differential amplifier.

The simulations are done on all the device types namely MOSFET, CNFET and FinFET and are compared accordingly for best result on device type.

II. DG-FINFET AND CNFET DEVICE STRUCTURE




Figure 1(a). FinFET Structure [4].

A FinFET transistor at Nano meter technology has a potential to interchange bulk devices [4, 5]. The dual gated MOS scheme FinFET which contributes higher enactment since they are fewer prone to short channel effect [14]. FinFET assures to substitute MOSFETs since it has more ability in regulating drip and decreasing short channel effects however providing a robust current [15]. The FinFET structure is as appeared in Figure 1 (a). FinFET is designed as a 3T (three-terminal), shorted both gates, and 4T (fourterminal), where one gate is fix, gate bias and the control terminal the facade gate [11, 16]. Prior research works have assessed the upgrade of FinFET advances, determining that FinFETs are alluring for RF, low power and low frequency applications [1, 5]. The three-terminal symmetric FinFET is well thought-out in line for its improved drive current capability as matched to other structures [4, 18].




Figure 1(b). CNFET Structure [6,13].

A pane of graphite is roll along a wrap vector to form CNT. Depending on chirality vector metallic or semiconducting Single-walled CNT (SWCNTs) could be available [6]. In Carbon Nanotube Field Effect Transistor, single or many semiconducting SWCNTs are castoff. Figure 1 (b) shows the channel of the device. The carbon Nano-tube diameter is mentioned in terms of a chirality vector. The arrangement is specified in terms of an index (n, m) where m, n is the pair of integers that express its chirality vector. The Nano tube diameter D_t in terms of n and m is given below, Where $a_o = 0.142$ nm in the inter molecular distance in the middle of each carbon atom and another adjacent atom [9, 12].

$$D_{t} = \frac{\sqrt{3}a_{0}}{\pi}\sqrt{m^{2} + mn + n^{2}}$$
 (1)

Relating the circuits utilizing CMOS and the circuits utilizing CNFET with per device 1 to 10 carbon nanotubes is around two to ten times speedier, the per cycle expending vitality is around seven to two times lesser, and Power delay product exists adjacent twenty to fifteen times second rate, in perspective of the precise format example and capacitance of interconnect wiring [7].

III. SCHEME OF SINGLE STAGE DIFFERENTIAL AMPLIFIER CIRCUIT.

In this area, we understood three adaptations of the differential amplifiers supported the CMOS, CNFET and FinFET technology at 32nm node. Circuit simulator used is Synopsys HSPICE. FinFET based Single Stage Differential Amplifier is appeared in Figure 2. CNFET centred differential amplifier circuit is appeared as far as ideal basic device parameters to be specific Number of nanotubes (N), inter nanotube spacing pitch (S), diameter of CNT, and input supply voltage (V) [2, 17].

The chief outline issue for the analog designer, when managing a CNFET technology, is the sizing of the transistors to meet the desired performance and electrical characteristics. In the CMOS and FinFET, the optimization variables are the W and L of the transistors and in the CNFET N, S and V are the variables. The differential amplifier scheme factors values are selected for FinFET, CMOS and CNFET as listed in TABLE I.




Figure 2. Single-Stage Differential Amplifier.

TABLE I
OPTIMIZED CIRCUIT PARAMETERS AND ITS VALUE OF
CMOS, CNFET and FinFET.

CIVIOS, CIVI ET and I III ET.									
Parameter	CMOS 32nm		CNFET	32nm	FinFET 32nm				
	L	W	S	N	L	W			
M_1	32	12	20	3	32	50			
	nm	μm			nm	μm			
M_2	32	12	20	3	32	50			
	nm	μm			nm	μm			
M_3	32	60	20	3	32	10			
	nm	μm			nm	μm			
M_4	32	60	20	3	32	10			
	nm	μm			nm	μm			
M_5	32	150	20	3	32	150			
	nm	μm			nm	μm			
C_{L}	1 FF		1 FF		1 FF				

IV. SIMULATION RESULTS ANALYSIS AND COMPARSION

All these above mentioned parameters are the performance measure of differential amplifier. The performances features and robustness of the three differential amplifiers (utilizing 32nm-CNFET, 32nm FinFET and 32nm-CMOS technology) are investigated comprehensively as far as the circuit specifications, for example, SR (Slew Rate), open loop Gain, CMRR (common-mode rejection ratio), Frequency Response, Unity Gain Bandwidth. The performance characteristics of the differential amplifier is obtained by simulating the circuits at 1.0 V and 1.8 V $\rm V_{\rm DD}$ supply. All the stimulated graphs are shown below.




Figure 3. Gain of Differential Amplifier in dB.




Figure 4. Gain of Differential Amplifier.




Figure 5. Power Consumption of Differential Amplifier.




Figure 6. Slew Rate of Differential Amplifier.




Figure 7. CMRR of Differential Amplifier.




Figure 8. Gain Bandwidth product of Differential Amplifier.




Figure 9. Frequency Response for $V_{DD}=1.0V$.




Figure 10 Frequency Response for V_{DD}=1.8V

The modelled results of the proposed FinFET, CNFET and MOSFET centred differential amplifiers is shown in TABLE II and comparative graphs of Gain (dB), Gain, Power Consumption, Slew Rate, CMRR, and Unity Gain Bandwidth and Frequency Response waveforms are shown in Figure 3, 4, 5, 6, 7, 8, 9 and 10 respectively. Consequences of the simulation confirm that FinFET constructed differential amplifier have a substantial enhancement in terms of Gain, Slew Rate, CMRR but Power Consumption is greater in comparison with the other conventional 32-nm CMOS and CNFET. At lower supply voltage the Gain and Slew Rate of Differential amplifier using FinFET increases than at 1.8 V_{DD}

supply. Furthermore at lower supply voltage, there is reduction in differential amplifier power consumption. Differential amplifier utilizing 32nm CNFET has low Power Consumption. The Power Consumption in Differential Amplifier mostly relies on the biasing current. Along these lines Power Consumption of FinFET device can further be lessened by diminishing the biasing current and modifying the W/L proportion suitably.

The one-dimensional nature of carbon Nanotubes eliminates the problem of carrier scattering and dangling bonds, reducing the power consumption of CNFET devices.

TABLE II COMPARISON OF CNFET, M	OSFET AND FinFET	DIFFERENTIAL AMPLIFIER.

Parameters	32 nm CNFET		32 nm MOSFET		32 nm FinFET		[8]	[10]
$V_{DD}(V)$	1.0	1.8	1.0	1.8	1.0	1.8	1.0	1.0
Gain	3.1	3.41	1.25	1.42	9.325	8.42	25.11	
Gain (dB)	9.82	10.64	1.87	3.04	19.39	18.5	28	59
Frequency Response(Hz)	107K	98.7K	25.6M	479M	55.2M	223M	10 G	
Slew Rate (V/µsec)	58100	153000	13200	30500	8.74E+6	192e+5		
CMRR(dB)	12.31	13.27	6.1050	16.93	20.55	11.34	70-90	
Unity Gain Bandwidth(Hz)	278K	287K	48.3M	1100 M	256M	562 M		3.5G
Power Consumption (µWatt)	52.3	275	65.6	299	7870	34400	77	10

V. CONCLUSION

This paper investigates the advantages offered by rising FinFET technology over the current CMOS technology in analog circuits. CNFETs absolutely have arisen an extended way meanwhile the main innovation, to entitlement their supremacy above conventional devices. We conclude that CNFET version has low Power Consumption with improved Gain and Slew Rate than MOSFET and Frequency Response of CNFET based differential amplifier is lower than MOSFET based amplifier. The principle impact of this paper is the straight forward correlation among rising innovations; characteristic of that CNFET and FinFET are contender to challenge with the CMOS devices intended for the low-power analog circuits. A further research can be investigated by method for decreasing the power utilization in FinFET and enhancing the frequency reaction of CNFET for differential amplifiers.

References

- [1] Davide Ponton, Pierpaolo Palestri, David Esseni, Luca Selmi, Marc Tiebout, Bertrand Parvais, Domagoj Siprak, and Gerhard Knoblinger, "Design Of Ultra-Wideband Low-Noise Amplifiers In 45-Nm CMOS Technology: Comparison Between Planar Bulk And SOI Finfet Devices," IEEE Transactions on Circuits And Systems—I: Regular Papers, Vol. 56, No. 5, pp.920-932, May 2009.
- [2] P.A. Gowri Sankar and Dr. K. Udhaya kumar, "Design and Analysis of Two Stage Operational Amplifier Based on Emerging sub-32nm Technology," International Conference on Advanced Nanomaterials and Emerging Engineering Technologies (ICANMEET), 2013, Chennai, India, pp. 587-591,24-26 July, 2013.

- [3] Fahim Rahman, Asheque Mohammad Zaidit, Nadia Anamt, Aysha Aktert, "Performance Evaluation of a 32-nm CNT-OPAMP: Design, Characteristic Optimization and Comparison with CMOS Technology," 14th International Conference on Computer and Information Technology (ICCIT 2011), Dhaka, Bangladesh, pp.583-588, 22-24 December, 2011.
- [4] W. Zhao and Y. Cao, "Predictive technology model for nano CMOS design exploration," 1st International Conference on Nano-Networks and Workshops, Lausanne, pp. 1-5, Sept. 2006.
- [5] R. Vaddi, S. Dasgupta, and R. P. Agarwal, "Device and Circuit Co-Design Robustness Studies in the Subthreshold Logic for Ultralow-Power Applications for 32 nm CMOS," IEEE Transaction Electronics Devices, Vol. 57, No.3, pp. 654 – 664, March 2010.
- [6] P. Avouri, J. Appenzeller, R. Martel, S. J. Wind, "Carbon nanotube electronics," International Electron Devices Meeting, 2002, pp.281-284, San Francisco, CA, USA 8-11 Dec, 2002.
- [7] Deng and H.-S.P. Wong, "A Compact SPICE Model for Carbon Nanotube Field Effect Transistors Including Nonidealities and Its Application Part II: Full Device Model and Circuit Performance Benchmarking," IEEE Transactions on Electron Devices, Vol. 54, pp. 3195-3205, May 2007.
- [8] Mayank Shrivastava, Maryam Shojaei Baghini, Angada B. Sachid, Dinesh Kumar Sharma, and V. Ramgopal Rao, "A Novel and Robust Approach for Common Mode Feedback Using IDDG FinFET," IEEE Transactions on Electron Devices, Vol. 55, No. 11, pp. 3274 - 3282, Nov 2008
- [9] S.Tamil Selvan, Dr. M.Sundarajan, "Comparsion of Performance Parameters of CNTFET Based 3Value Logic Memory cell and CNTFET Based 6T SRAM Using HSPICE," 23rd IEEE International SOC Conference, pp. 339 – 342, 27-29 Sept. 2010.
- [10] Phuoc T. Tran, Herbert L. Hess, Kenneth V. Noren, Suat Ay, "Gain-Enhancement Differential Amplifier Using Positive Feedback," 2012 55th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 718 721, 5-8 Aug 2012.

- [11] S. D. Pable, Mohd. Ajmal Kafeel, A. K. Kureshi and Mohd. Hasan "Robustness Comparison of Emerging Devices for Portable Applications," Journal of Nanomaterials, Vol. 20212 (2012).
- [12] Sheng Lin, Yong-Bin Kim and Fabrizio Lombardi "A novel CNTFET-based ternary logic gate design," 52nd IEEE International Midwest Symposium on Circuits and Systems, pp. 435 - 438 Cancun, 2-5 Aug. 2009.
- [13] Appenzeller, J. "Carbon Nanotubes for High-Performance Electronics—Progress and Prospect," Proc. of the IEEE, Vol. 96, No. 2, pp. 201 21,1 Feb 2008.
- [14] Abhijith A Bharadwaj, Immanuel Keith Soares, Madan H R, H V Ravish Aradhya, "Design and Performance Comparison of finFET, CNFET and GNRFET based 6T SRAM," International Journal of Science and Research, pp. 399-403. April 2015.
- [15] Brian Swahn and Soha Hassoun, "Gate Sizing: FinFETs vs 32nm Bulk MOSFETs," 43rd ACM/IEEE Design Automation Conference, San Francisco, California, USA, pp. 528 – 531, 2006.
- [16] Raj, Balwinder, A.K. Saxena, and S. Dasgupta. "Quantum Inversion Charge and Drain Current Analysis for Double Gate FinFET Device: Analytical Modeling and TCAD Simulation Approach," Fourth UK Sim European Symposium on Computer Modeling and Simulation, pp. 526-530, Pisa, Nov. 2010.
- [17] Amel Neifar, Ghazi Bouzid and Mohamed Masmoudi, "A 3???5 GHz fully differential power amplifier for low power medical applications," 2016 13th IEEE International Multi-Conference on Systems, Signals & Devices (SSD), pp. 562-566, Leipzig, 2016.
- [18] Aniket Vikhe, Satish Turkane, "Comparative performance analysis of single stage differential amplifier at 32 nanometer regime," 2015 IEEE International Conference on Energy Systems and Applications, pp. 406-410, Pune, India, 2015.