

## Relatório 3 Resolução

1)


A)




B)



C)




## 2)




## **Pratica**


1)


A)






B)





2)



3)

```
entity FFT is
   Port ( T : in STD LOGIC;
           clk : in STD LOGIC;
           Q : out STD LOGIC;
           Q bar : out STD LOGIC);
end FFT;
architecture Behavioral of FFT is
signal signal q: STD LOGIC;
begin
process(clk)
begin
 signal q<= '0';
 if rising edge (clk) THEN
    if (T ='1') THEN
      signal q <= not(signal q);
   elsif(T ='0')THEN
      signal q <= Signal q;
   end if;
  elsif falling edge(clk) THEN
    signal q <= Signal q;
  end if;
  end process;
  Q <= signal q;
 Q bar <= not(signal q);
end Behavioral;
```

```
-- hold reset state for 100 ns.
T <= '0';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
clk <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
T <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
clk <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
T <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
clk <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
T <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
clk <= '1';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
T <= '0';
wait for 100 ns;
clk <= '0';
wait for 100 ns;
clk <= '1';
wait for 100 ns;
clk <= '0':
```

										1,583.333 ns	
Name	Value	10 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns	1,400 ns	1,600 ns	1,800 ns
læ t	1										
<b>¼</b> dk	0										
Va q	1										
∏o q_bar	0										