INATEL - Instituto Nacional de Telecomunicações

E207 – Eletrônica Digital I

3º Período / 1º Semestre de 2021

Professores: Bruno de Oliveira Monteiro bruno@inatel.br

Monitore felipepereira@gea.inatel.br Felipe Pereira Silveira s:

Carlos Daniel Borges Vilela Marques

carlos.marques@gea.inatel.

br Gualter Machado Mesquita

machadomgualter@gmail.co

Isabela Rezende Barbosa da Silva isabela.r@gec.inatel.br

mairaalves@gec.inatel.br Maíra Alves Chagas Pedro Henrique Praxedes dos Reis pedro.reis@gea.inatel.br Thalita Fortes Domingos thalita.fortes@gec.inatel.br

Aluno: Matrícula: Período: <u>Data:</u> / /

RELATÓRIO 5 RESOLUÇÃO

EXERCÍCIO

Questão 1.

Módulo


```
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Questaol is
    Port ( A : in STD LOGIC;
           B : in STD LOGIC;
           Sand : out STD_LOGIC;
           Sor : out STD LOGIC;
           Sxor : out STD LOGIC;
           Sxnor : out STD LOGIC;
           SnotA : out STD LOGIC;
           SnotB : out STD LOGIC);
end Questaol;
architecture Behavioral of Questaol is
begin
Sand <= A and B;
Sor <= A or B;
Sxor <= A xor B;
Sxnor <= A xnor B;
SnotA <= not(A);
SnotB <= not(B);
end Behavioral;
```

Teste

```
41
       COMPONENT Questaol
42
       PORT (
43
            A : IN std logic;
44
            B : IN std_logic;
45
46
           Sand : OUT std logic;
           Sor : OUT std_logic;
47
           Sxor : OUT std logic;
48
           Sxnor : OUT std_logic;
49
           SnotA : OUT std logic;
50
           SnotB : OUT std logic
51
52
          );
53
      END COMPONENT;
54
55
      --Inputs
56
      signal A : std_logic := '0';
57
      signal B : std logic := '0';
58
59
60
      --Outputs
61
      signal Sand : std logic;
62
     signal Sor : std_logic;
63
     signal Sxor : std logic;
     signal Sxnor : std_logic;
64
     signal SnotA : std logic;
65
66
     signal SnotB : std logic;
67
      -- No clocks detected in port list. Replace <clock> below with
68
      -- appropriate port name
69
70
71
72 BEGIN
73
      -- Instantiate the Unit Under Test (UUT)
74
```

```
71
    BEGIN
 72
 73
 74
        -- Instantiate the Unit Under Test (UUT)
        uut: Questaol PORT MAP (
 75
 76
                A => A,
 77
                B => B,
                Sand => Sand,
 78
                Sor => Sor,
 79
                Sxor => Sxor,
 80
                Sxnor => Sxnor,
 81
                SnotA => SnotA,
 82
                SnotB => SnotB
 83
 84
             );
 85
 86
 87
        -- Stimulus process
 88
        stim_proc: process
 89
 90
        begin
            -- hold reset state for 100 ns.
 91
           wait for 100 ns;
 92
           A <= '0';
 93
           B <= '0';
 94
           wait for 100 ns;
 95
 96
           A <= '0';
           B <= '1';
 97
           wait for 100 ns;
 98
           A <= '1';
99
           B <= '0';
100
           wait for 100 ns;
101
           A <= '1';
102
           B <= '1';
103
```

Simulação



Questão 2.

Circuito 1

Módulo


```
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
25 --use IEEE.NUMERIC STD.ALL;
26
27 -- Uncomment the following library declaration if instantiating
28 -- any Xilinx primitives in this code.
29 --library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity Circuitol is
Port ( A : in STD_LOGIC; 34 B : in STD_LOGIC;
              S : out STD LOGIC);
35
36 end Circuitol;
37
38 architecture Behavioral of Circuitol is
39
40 begin
41
42 S <= not (A and B);
43 end Behavioral;
44
```

Teste

```
35 ENTITY circuitoltest IS
36 END circuitoltest;
37
38 ARCHITECTURE behavior OF circuitoltest IS
39
      -- Component Declaration for the Unit Under Test (UUT)
40
41
42
      COMPONENT Circuitol
43
      PORT (
           A : IN std_logic;
B : IN std_logic;
44
45
           S : OUT std logic
46
47
          );
48
      END COMPONENT;
49
50
51
     -- Inputs
52
     signal A : std logic := '0';
     signal B : std logic := '0';
53
54
      --Outputs
55
     signal S : std logic;
56
      -- No clocks detected in port list. Replace <clock> below with
57
      -- appropriate port name
58
59
60
61 BEGIN
62
     -- Instantiate the Unit Under Test (UUT)
63
64 uut: Circuitol PORT MAP (
```

```
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: Circuitol PORT MAP (
          A => A,
          B \Rightarrow B,
          S => S
        );
   -- Stimulus process
   stim proc: process
  begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
     A <= '0';
     B <= '0';
     wait for 100 ns;
     A <= '0';
     B <= '1';
     wait for 100 ns;
     A <= '1';
     B <= '0';
     wait for 100 ns;
     A <= '1';
     B <= '1';
      -- insert stimulus here
      wait;
   end process;
```

Simulação



Circuito 2

Módulo

```
entity Circuito2 is
2
      Port ( A : in STD LOGIC;
3
4
              B : in STD LOGIC;
5
              C : in STD LOGIC;
6
              D : in STD LOGIC;
7
              S : out STD LOGIC);
8
   end Circuito2;
9
 architecture Behavioral of Circuito2 is
0
1
2
  begin
3 S <= not((A and B) or ( C and D));</pre>
4
5
6
  end Behavioral;
7
8
```

Teste


```
34
 35 ENTITY Circuito2teste IS
 36 END Circuito2teste;
 37
 38 ARCHITECTURE behavior OF Circuito2teste IS
 39
         -- Component Declaration for the Unit Under Test (UUT)
 40
 41
        COMPONENT Circuito2
 42
        PORT (
 43
 44
             A : IN std logic;
             B : IN std_logic;
C : IN std_logic;
D : IN std_logic;
 45
 46
 47
              S : OUT std logic
 48
 49
            );
        END COMPONENT;
 50
 51
 52
 53
       --Inputs
       signal A : std_logic := '0';
 54
       signal B : std_logic := '0';
signal C : std_logic := '0';
 55
 56
        signal D : std logic := '0';
 57
 58
        --Outputs
 59
       signal S : std_logic;
 60
        -- No clocks detected in port list. Replace <clock> below with
 61
       -- appropriate port name
 62
 63
 64
 65 BEGIN
 66
 67
       -- Instantiate the Unit Under Test (UUT)
```

```
65 BEGIN
66
67
      -- Instantiate the Unit Under Test (UUT)
     uut: Circuito2 PORT MAP (
68
             A => A,
69
             B => B,
70
             C => C,
71
72
            D => D,
73
            S => S
           );
74
75
76
     -- Stimulus process
stim_proc: process
begin
77
78
79
         -- hold reset state for 100 ns.
80
         wait for 100 ns;
81
        A <= '0';
82
        B <= '0';
83
         C <= '0';
84
        D <= '0';
85
        wait for 100 ns;
86
         A <= '0';
87
         B <= '0';
88
89
         C <= '0';
         D <= '1';
90
         wait for 100 ns;
91
         A <= '0';
92
        B <= '0';
93
94
        C <= '1';
        D <= '0';
95
96
        wait for 100 ns;
        A <= '0';
97
```

```
wait for 100 ns;
A <= '0';
B <= '0';
C <= '1';
D <= '1';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '0';
D <= '0';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '0';
D <= '1';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '1';
D <= '0';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '1';
D <= '1';
wait for 100 ns;
A <= '1';
B <= '0';
C <= '0';
D <= '0';
wait for 100 ns;
A <= '1';
B <= '0';
C <= '0';
```

```
wait for 100 ns;
131
132
            A <= '1';
            B <= '0';
133
            C <= '1';
134
            D <= '0';
135
            wait for 100 ns;
136
            A <= '1';
137
            B <= '0';
138
            C <= '1';
139
            D <= '1';
140
            wait for 100 ns;
141
            A <= '1';
142
            B <= '1';
143
            C <= '0';
144
            D <= '0';
145
            wait for 100 ns;
146
            A <= '1';
147
            B <= '1';
148
            C <= '0';
149
            D <= '1';
150
            wait for 100 ns;
151
            A <= '1';
152
            B <= '1';
153
            C <= '1';
154
            D <= '0';
155
            wait for 100 ns;
156
            A <= '1';
157
            B <= '1';
158
159
            C <= '1';
            D <= '1';
160
            wait for 100 ns;
161
162
163
```

Simulação



Questão 3:

Tabela da verdade

Α	В	S
0	0	1
0	1	1
1	0	0
1	1	0

Tirando a expressão

$$S = A'B' + A'B$$

Simplificando

$$S = A'(B' + B)$$

Circuito:

