RELATÓRIO 1 RESOLUÇÃO

QUESTÃO 1

A)

$$S = \overline{AB} + [\overline{AC} \oplus (B + C)]$$

B)

Módulo


```
library IEEE;
 use IEEE.STD LOGIC 1164.ALL;
 -- Uncomment the following library declaration if using
 -- arithmetic functions with Signed or Unsigned values
 --use IEEE.NUMERIC_STD.ALL;
 -- Uncomment the following library declaration if instantiating
 -- any Xilinx primitives in this code.
 --library UNISIM;
 --use UNISIM.VComponents.all;
 entity Questaol is
     Port ( A : in STD_LOGIC;
            B : in STD_LOGIC;
            C : in STD_LOGIC;
            S : out STD LOGIC);
 end Questaol;
 architecture Behavioral of Questaol is
 Signal S1, S2, S3, S4: STD_LOGIC;
 S1 <= not(not(A and B));
 S2 <= not(A and C);
 S3 <= C or B;
 S4 <= S2 xor S3;
 S <= S1 or S4;
 end Behavioral;
```

Teste

```
41
      COMPONENT Questaol
42
43
      PORT (
            A : IN std logic;
44
45
           B : IN std logic;
           C : IN std logic;
46
            S : OUT std logic
47
48
           );
      END COMPONENT;
49
50
51
      --Inputs
52
53
      signal A : std logic := '0';
      signal B : std logic := '0';
54
      signal C : std logic := '0';
55
56
      --Outputs
57
      signal S : std logic;
58
      -- No clocks detected in port list. Replace <clock> below with
59
      -- appropriate port name
60
61
62
63
64 BEGIN
65
      -- Instantiate the Unit Under Test (UUT)
66
     uut: Questaol PORT MAP (
67
             A => A,
68
             B => B,
69
             C => C,
70
             S => S
71
72
           );
```

```
-- hold reset state for 100 ns.
wait for 100 ns;
A <= '0';
B <= '0';
C <= '0';
wait for 100 ns;
A <= '0';
B <= '0';
C <= '1';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '0';
wait for 100 ns;
A <= '0';
B <= '1';
C <= '1';
wait for 100 ns;
A <= '1';
B <= '0';
C <= '0';
wait for 100 ns;
A <= '1';
B <= '0';
C <= '1';
wait for 100 ns;
A <= '1';
B <= '1';
C <= '0';
wait for 100 ns;
A <= '1';
B <= '1';
C <= '1';
wait for 100 ns;
```

Simulação



C)

A	В	C	S
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

D)

	(/			
1	1	1	1	1
0	1	0	0	0
_A BC	00	01	11	10

$$S = A + \overline{BC}$$

E)

$$S = \overline{AB} + [\overline{AC} \bigoplus (B + C)]$$

$$S = AB + [\overline{AC}^*(B+C) + \overline{AC}^*(\overline{B} + C)]$$

$$S = AB + [ACB + AC + \overline{AC}^*(\overline{BC})]$$

$$S = AB + [ACB + AC + (\overline{A} + \overline{C})(\overline{BC})]$$

$$S = AB + AC + \overline{ABC} + \overline{BC}$$


$$S = AB + AC + \overline{BC}$$

$$S = A(B + C) + \overline{BC}$$


$$Morgan$$

$$S = A + \overline{BC}$$

F)Karnaugh



Boole



2)

A)

Mux 4:1 com Enable

E	Α	В	S
0	0	0	X0
0	0	1	X1
0	1	0	X2
0	1	1	Х3
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

B)

Modulo

```
30 --use UNISIM.VComponents.all;
31
32 entity Questo2B is
     Port ( E : in STD_LOGIC;
33
              A : in STD LOGIC;
34
              X0 : in STD LOGIC;
35
              X1 : in STD LOGIC;
36
              S : out STD LOGIC);
37
38 end Questo2B;
39
40 architecture Behavioral of Questo2B is
41 Signal SXO, SX1: STD Logic;
42
43 begin
44 SX0 <= not (A) and E and X0;
45 SX1 <= A and E and X1;
46 S <= SX0 or SX1;
47
48
49 end Behavioral;
50
```

Teste

```
34
 35 ENTITY Questao2bteste IS
 36 END Questao2bteste;
 38 ARCHITECTURE behavior OF Questao2bteste IS
 39
        -- Component Declaration for the Unit Under Test (UUT)
 40
 41
 42
        COMPONENT Questo2B
        PORT (
 43
            E : IN std logic;
 44
            A : IN std logic;
 45
 46
            X0 : IN std logic;
            X1 : IN std logic;
 47
            S : OUT std logic
 48
 49
            );
       END COMPONENT;
 50
 51
 52
       -- Inputs
 53
       signal E : std logic := '0';
 54
       signal A : std logic := '0';
 55
       signal X0 : std logic := '0';
 56
       signal X1 : std logic := '0';
 57
 58
       --Outputs
 59
      signal S : std_logic;
 60
 61
       -- No clocks detected in port list. Replace <clock> below with
       -- appropriate port name
 62
 63
 64
 65 BEGIN
66
```

```
BEGIN
  -- Instantiate the Unit Under Test (UUT)
  uut: Questo2B PORT MAP (
         E => E,
         A => A,
         X0 => X0,
         X1 => X1,
         S => S
        );
   -- Stimulus process
   stim proc: process
  begin
     -- hold reset state for 100 ns.
     wait for 100 ns;
     E <= '0';
     A <= '0';
     X0 <= '0';
     X1 <= '0';
     wait for 100 ns;
     E <= '0';
     A <= '0';
     X0 <= '1';
     X1 <= '0';
     wait for 100 ns;
     E <= '0';
     A <= '1';
     X0 <= '0';
     X1 <= '1';
     wait for 100 ns;
```

```
wait for 100 ns;
 93
            E <= '0';
 94
 95
            A <= '1';
           X0 <= '0';
 96
            X1 <= '1';
 97
            wait for 100 ns;
 98
            E <= '1';
 99
            A <= '0';
100
           X0 <= '0';
101
            X1 <= '0';
102
103
            wait for 100 ns;
            E <= '1';
104
            A <= '0';
105
           X0 <= '1';
106
           X1 <= '0';
107
108
            wait for 100 ns;
            E <= '1';
109
            A <= '1';
110
           X0 <= '0';
111
           X1 <= '0';
112
            wait for 100 ns;
113
            E <= '1';
114
           A <= '1';
115
           X0 <= '0';
116
            X1 <= '1';
117
118
119
120
121
            -- insert stimulus here
122
123
            wait;
124
         end process;
125
126
    END;
```

Simulação




Modulo

```
32 entity Questao2C is
      Port ( E : in STD LOGIC;
33
34
              A : in STD LOGIC;
              X0 : in STD LOGIC;
35
              X1 : in STD LOGIC;
36
              S : out STD LOGIC);
37
38 end Questao2C;
39
architecture Behavioral of Questao2C is
11
12
13 begin
14
    process(E,A,X0,X1)
15 begin
16 if(E = '0') THEN
       S <= '0';
17
18 else
      if(A = '0')THEN
19
50
          S <= X0;
51
      else
         S <= X1;
52
53
      end if;
54
end if;
6 end process;
57
. 0
```

Teste

```
-- hold reset state for 100 ns.
wait for 100 ns;
E <= '0';
A <= '0';
X0 <= '0';
X1 <= '0';
wait for 100 ns;
E <= '0';
A <= '0';
X0 <= '1';
X1 <= '0';
wait for 100 ns;
E <= '0';
A <= '1';
X0 <= '0';
X1 <= '1';
wait for 100 ns;
E <= '1';
A <= '0';
X0 <= '0';
X1 <= '0';
wait for 100 ns;
E <= '1';
A <= '0';
X0 <= '1';
X1 <= '0';
wait for 100 ns;
E <= '1';
A <= '1';
X0 <= '0';
X1 <= '0';
wait for 100 ns;
E <= '1';
A <= '1';
X0 <= '0';
X1 <= '1';
```

Simulação



D)

