1) A)


Α	В	С	S1(Tranca)	S2(Bomba)	S3(Válvula)
0	0	0	0	0	1
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	1	0	1
1	0	1	1	0	0
1	1	0	0	1	0
1	1	1	0	0	0

Variáveis de entrada: A, B, C. Variáveis de saída: S1, S2, S3.

B)

	B'C'	B'C	BC	BC'	_
A۱	0	0	0	0	S1 = A.B'
Α	1	1	0	0	31 = A.B
	B'C'	B'C	BC	BC'	_
A۱	0	0	0	1	S2 = BC'
Α	0	0	0	1	32 - BC
	B'C'	B'C	BC	BC'	
A۱	1	0	0	0	S3 = B'C'
Α	1	0	0	0	35 = B C

C)




D) Modulo:

```
24 -- arithmetic functions with Signed or Unsigned values
 25 -- use IEEE.NUMERIC STD.ALL;
 26
 27 -- Uncomment the following library declaration if instantiating
 28 -- any Xilinx primitives in this code.
 29 --library UNISIM;
 30 --use UNISIM.VComponents.all;
 31
 32 entity modulo is
         Port ( A : in STD LOGIC;
 33
               B : in STD_LOGIC;
 34
                C : in STD_LOGIC;
 35
                S1 : out STD LOGIC;
 36
 37
                S2 : out STD LOGIC;
 38
                S3 : out STD LOGIC);
 39 end modulo;
 40
 41 architecture Behavioral of modulo is
 42
 43 begin
 44
 45
        S1<= (A AND (NOT B));
 46
        S2<= (B AND (NOT C));
        S3<= ((NOT B) AND (NOT C));
 47
 48
 49 end Behavioral;
 50
 51
```

Teste:

```
-- Stimulus process
81
                                              A<= '1';
                                  106
                                              B<= '0';
 82
        stim proc: process
                                   107
 83
        begin
                                              C<= '0';
                                   108
 84
                                              -- 101
                                   109
           wait for 100 ns;
 85
                                              wait for 100 ns;
                                   110
           A<= '0';
 86
                                              A<= '1';
                                   111
           B<= '0';
                                              B<= '0';
 87
                                   112
           C<= '0';
 88
                                              C<= '1';
                                   113
            -- 001
 89
                                   114
                                              -- 110
 90
           wait for 100 ns;
                                              wait for 100 ns;
                                   115
           A<= '0';
 91
                                              A<= '1';
                                   116
           B<= '0';
                                              B<= '1';
 92
                                   117
           C<= '1';
                                              C<= '0';
 93
                                   118
 94
           -- 010
                                   119
                                              -- 111
           wait for 100 ns;
                                              wait for 100 ns;
 95
                                   120
           A<= '0';
                                              A<= '1';
 96
                                   121
           B<= '1';
                                              B<= '1';
 97
                                   122
 98
            C<= '0';
                                              C<= '1';
                                   123
 99
            -- 011
                                              -- 000
                                   124
           wait for 100 ns;
100
                                              wait for 100 ns;
                                   125
           A<= '0';
101
                                              A<= '0';
                                   126
           B<= '1';
                                              B<= '0';
102
                                   127
                                              C<= '0';
           C<= '1';
103
                                   128
            -- 100
104
                                   129
            wait for 100 ns;
105
                                   130
                                              wait;
106
           A<= '1';
                                           end process;
                                   131
107
            B<= '0';
                                   132
           C<= '0';
                                   133 END;
108
```

Gráfico:



2)A) Variáveis de entrada: A, B, C. Variáveis de saída: S

B)


Α	В	С	S
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

C)

	B'C'	B'C	BC	BC'
A'	0	0	1	0
Α	0	1	1	1

S = AC + AB + BC

D)



E)Modulo:

```
21 use IEEE.STD LOGIC 1164.ALL;
 23
     -- Uncomment the following library declaration if using
 24 -- arithmetic functions with Signed or Unsigned values
 25 -- use IEEE.NUMERIC STD.ALL;
 26
 27 -- Uncomment the following library declaration if instantiating
 28 -- any Xilinx primitives in this code.
 29 --library UNISIM;
 30 --use UNISIM.VComponents.all;
 31
 32 entity modulo is
       Port ( A : in STD_LOGIC;
 33
               B : in STD LOGIC;
 34
 35
               C : in STD LOGIC;
               S : out STD LOGIC);
 36
 37
 38 end modulo;
 39
 40 architecture Behavioral of modulo is
 41
 42 begin
 43
       S<= (A AND C) OR (A AND B) OR (B AND C);
 44
 4.5
 46 end Behavioral;
 47
 48
```

Teste:

```
A<= '1';
77
      stim proc: process 101
                                    B<= '0';
                          102
 78
      begin
                          103
                                     C<= '0';
 79
         wait for 100 ns;
                           104
                                     -- 101
 80
                          105
         A<= '0';
                                     wait for 100 ns;
 81
         B<= '0';
                           106
                                    A<= '1';
 82
                                    B<= '0';
         C<= '0';
                          107
 83
                          108
                                    C<= '1';
         -- 001
 84
                          109
         wait for 100 ns;
                                     -- 110
 85
         A<= '0';
                           110
                                     wait for 100 ns;
 86
                          111
         B<= '0';
                                    A<= '1';
 87
         C<= '1':
                          112
                                    B<= '1';
 88
                                    C<= '0';
         -- 010
                          113
 89
 90
         wait for 100 ns;
                          114
                                     -- 111
         A<= '0';
                           115
                                     wait for 100 ns;
 91
         B<= '1';
                           116
                                     A<= '1';
 92
                                    B<= '1';
         C<= '0';
                           117
 93
         -- 011
                                    C<= '1';
                           118
 94
         wait for 100 ns;
                          119
                                     -- 000
 95
                                     wait for 100 ns;
 96
         A<= '0';
                          120
         B<= '1';
                          121
                                     A<= '0';
 97
                                     B<= '0';
         C<= '1';
 98
                           122
                                     C<= '0';
         -- 100
 99
                           123
                          124
100
         wait for 100 ns;
         A<= '1';
                          125
                                    wait;
101
102
         B<= '0';
                          126
                                 end process;
         C<= '0';
                          127
103
                          128 END;
104
         -- 101
```

Gráfico:



3) S = [(AB+D)'+(CD)'] + [(B'+(ADBC)'+DD)']

Modulo:

```
22
23 -- Uncomment the following library declaration if using
24 -- arithmetic functions with Signed or Unsigned values
 25 --use IEEE.NUMERIC_STD.ALL;
 -- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
-- use UNISIM.VComponents.all;
 31
 32 entity modulo is
        Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
C : in STD_LOGIC;
D : in STD_LOGIC;
 33
 34
 35
 36
 38
 39 end modulo;
 40
 41 architecture Behavioral of modulo is
43 begin
44 |
45
           S<= (((NOT((A AND B)OR D)) OR (NOT(C AND D))) OR (((NOT B) OR (NOT(A AND D AND B AND C))) OR (NOT(D AND D))));
 47 end Behavioral;
48
 49
```

Teste:

```
-- 1101
 79
        stim_proc: process
                                             160
 80
        begin
                                              161
                                                          wait for 100 ns;
                                                          A<= '1';
 81
                                              162
                                                          B<= '1';
           wait for 100 ns;
 82
                                              163
 83
           A<= '0';
                                              164
                                                          C<= '0';
           B<= '0';
                                                          D<= '1';
 84
                                              165
           C<= '0';
                                                          -- 1110
 85
                                              166
 86
           D<= '0';
                                              167
                                                          wait for 100 ns;
           -- 0001
                                                          A<= '1';
 87
                                              168
                                                          B<= '1';
 88
           wait for 100 ns;
                                              169
           A<= '0';
                                                          C<= '1';
 89
                                              170
           B<= '0';
                                                          D<= '0';
 90
                                              171
 91
           C<= '0';
                                              172
                                                          -- 1111
                                     . . .
           D<= '1';
                                                          wait for 100 ns;
 92
                                              173
                                                          A<= '1';
           -- 0010
 93
                                              174
 94
           wait for 100 ns;
                                              175
                                                          B<= '1';
           A<= '0';
                                                          C<= '1';
 95
                                              176
           B<= '0';
                                                          D<= '1';
 96
                                              177
           C<= '1';
                                                          -- 0000
 97
                                              178
           D<= '0';
                                                          wait for 100 ns;
 98
                                              179
99
           -- 0011
                                              180
                                                          A<= '0';
                                                          B<= '0';
           wait for 100 ns;
100
                                              181
                                                          C<= '0';
           A<= '0';
101
                                              182
           B<= '0';
                                                          D<= '0';
102
                                              183
           C<= '1';
                                                          wait;
103
                                              184
           D<= '1';
104
                                              185
                                                       end process;
           -- 0100
105
                                              186
           wait for 100 ns;
                                              187 END;
106
```

Gráfico:

