



Eletrônica Digital I

VHDL


Aula L – Software VHDL

Prof. MSc. Bruno de Oliveira Monteiro
Engenheiro de Telecomunicações

Inatel

Expressões Booleanas e Circuitos Lógicos

Exemplo:




Em VHDL:

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL;
3
4  ENTITY exemplo2 IS
5  PORT (
6      A,B,C,D : IN BIT;
7      S : OUT BIT;
8  );
9  END ENTITY exemplo2;
10
11 ARCHITECTURE logic OF exemplo2 IS
12     SIGNAL S1,S2 : BIT;
13 BEGIN
14     S1 <= A OR B;
15     S2 <= C OR D;
16     S <= S1 AND S2;
17 END ARCHITECTURE logic;
18
19
```

Outra Maneira:

$S \leq (A \text{ OR } B) \text{ AND } (C \text{ OR } D)$

Exemplo2:





Expressões Booleanas e Circuitos Lógicos



- Circuitos Lógicos obtidos de Expressões Booleanas :

De maneira análoga ao que utilizamos para obter a expressão booleana que um circuito lógico executa, podemos desenhar um circuito lógico que executa a expressão booleana.

Exemplo: O circuito que representa a expressão booleana $S = (A+B) \cdot C \cdot (B+D)$




$$S = S_1 \cdot C \cdot S_2$$



Em VHDL:

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo3 IS
5  PORT (
6      A,B,C,D : IN BIT;
7      S : OUT BIT;
8  );
9  END ENTITY exemplo3;
10
11
12  ARCHITECTURE logic OF exemplo3 IS
13      SIGNAL S1,S2 : BIT;
14  BEGIN
15      S1 <= A OR B;
16      S2 <= B OR D;
17      S <= S1 AND C AND S2;
18  END ARCHITECTURE logic;
```


Exemplo3:



Em VHDL:

Exemplo4:

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo4 IS
5  PORT (
6      A,B,C,D : IN BIT;
7      S : OUT BIT;
8  );
9  END ENTITY exemplo4;
10
11 ARCHITECTURE logic OF exemplo4 IS
12     SIGNAL S1,S2,S3,S4,S5,S6 : BIT;
13 BEGIN
14     S1 <= NOT A;
15     S2 <= NOT C;
16     S3 <= NOT D;
17     S4 <= S1 NOR B;
18     S5 <= S2 NAND D;
19     S6 <= S4 OR S5;
20     S <= S6 AND S3
21 END ARCHITECTURE logic;
```



Exercício 1

$$S = A \cdot \overline{B} \cdot C + A \cdot \overline{D} + \overline{A} \cdot B \cdot D$$

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo4 IS
5  PORT (
6      A,B,C,D : IN BIT;
7      S: OUT BIT;
8  );
9  END ENTITY exemplo4;
10
11 ARCHITECTURE logic OF exemplo4 IS
12     SIGNAL    S1, S2, S3 : BIT;
13 BEGIN
14
15     S1 <= A AND (NOT B) AND C;
16     S2 <= A AND (NOT D);
17     S3 <= (NOT A) AND B AND D;
18     S <= S1 OR S2 OR S3;
19
20
21 END ARCHITECTURE logic;
```

Exercício 2

$$S = \overline{[(A + B) \cdot C]} + \overline{[D \cdot (B + C)]}$$

Simplificação:
 $S = A'B' + C' + D'$

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo4 IS
5  PORT (
6      A,B,C,D : IN BIT;
7      S: OUT BIT;
8  );
9  END ENTITY exemplo4;
10
11 ARCHITECTURE logic OF exemplo4 IS
12     SIGNAL S1, S2, S3 : BIT;
13 BEGIN
14     S1 <= A OR B;
15     S2 <= S1 NAND C;
16     S3 <= B OR C;
17     S4 <= S3 NAND D;
18     S <= S2 OR S4;
19
20
21 END ARCHITECTURE logic;
```

S1 : BIT;

$S1 <= (NOT A) AND (NOT B);$
 $S <= S1 OR (NOT C) OR (NOT D);$

Exercício 3

$$S = [(\overline{\overline{A}} \cdot B) + (\overline{C} \cdot \overline{\overline{D}})] \cdot E + \overline{A} \cdot (A \cdot \overline{D} \cdot \overline{E} + C \cdot D \cdot E)$$

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo4 IS
5  PORT (    A,B,C,D, E : IN BIT;
6           S: OUT BIT;
7
8           );
9  END ENTITY exemplo4;
10
11 ARCHITECTURE logic OF exemplo4 IS
12     SIGNAL S1, S2, S3, S4, S5, S6, S7, S8 : BIT;
13 BEGIN
14     S1 <= (NOT A) NAND B;
15     S2 <= C NAND (NOT D);
16     S3 <= S1 NOR S2;
17     S4 <= S3 AND E;
18     S5 <= A AND (NOT D) AND (NOT E);
19     S6 <= C AND D AND E;
20     S7 <= S5 OR S6;
21     S8 <= (NOT A) AND S7;
22     S <= S4 OR S8;
23 END ARCHITECTURE logic;
```

Simplificação:

$$S = A'BCE + A'CDE$$

S1 : BIT;

S1 <= (NOT A) AND B AND C AND E;
S2 <= (NOT A) AND C AND D AND E;
S <= S1 OR S2;

Exercício 4

$$S = \overline{(A \oplus B + \overline{B} \cdot C \cdot \overline{D})} \cdot [\overline{\overline{A} + B} \cdot D + \overline{B} \cdot C + \overline{D}] + \overline{A} \cdot \overline{D}$$

```
1  LIBRARY IEEE;
2  USE IEEE.std_logic_1164.ALL
3
4  ENTITY exemplo4 IS
5  PORT (
6      A,B,C,D, E : IN BIT;
7      S: OUT BIT;
8  );
9  END ENTITY exemplo4;
10
11 ARCHITECTURE logic OF exemplo4 IS
12     SIGNAL S1,S2,S3,S4,S5,S6,S7,S8,S9 : BIT;
13 BEGIN
14     S1 <= A XOR B;
15     S2 <= (NOT B) AND C AND (NOT D);
16     S3 <= S1 NOR S2;
17     S4 <= (NOT A) NOR B;
18     S5 <= S4 AND D;
19     S6 <= (NOT B) AND C;
20     S7 <= S5 NOR S6 NOR (NOT D);
21     S8 <= S3 AND S7;
22     S9 <= (NOT A) AND (NOT D);
23     S <= S8 OR S9;
24 END ARCHITECTURE logic;
```



Bons Estudos

Prof. MSc. Bruno de Oliveira Monteiro
Engenheiro de Telecomunicações

Inatel