



## Relatório 3 Resolução

1)


A)




B)



c)




2)




# Pratica


1)


A)






B)





2)



3)

```

entity FFT is
    Port ( T : in  STD_LOGIC;
          clk : in  STD_LOGIC;
          Q : out  STD_LOGIC;
          Q_bar : out  STD_LOGIC);
end FFT;

architecture Behavioral of FFT is
    signal signal_q: STD_LOGIC;

begin
    process(clk)
    begin
        signal_q<= '0';
        if rising_edge(clk) THEN
            if(T ='1')THEN
                signal_q <= not(signal_q);
            elsif(T ='0')THEN
                signal_q<= Signal_q;
            end if;
        elsif falling_edge(clk) THEN
            signal_q <= Signal_q;
        end if;
    end process;
    Q <= signal_q;
    Q_bar <= not(signal_q);

end Behavioral;

```

```
-- hold reset state for 100 ns.  
T <= '0';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
clk <= '1';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
  
T <= '1';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
clk <= '1';  
wait for 100 ns;  
clk <= '0';  
  
wait for 100 ns;  
T <= '1';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
clk <= '1';  
wait for 100 ns;  
clk <= '0';  
  
wait for 100 ns;  
T <= '1';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
clk <= '1';  
wait for 100 ns;  
clk <= '0';  
  
wait for 100 ns;  
T <= '0';  
wait for 100 ns;  
clk <= '0';  
wait for 100 ns;  
clk <= '1';  
wait for 100 ns;  
clk <= '0';
```



