

Eletrônica Digital I

VHDL


Aula L - Software VHDL

Prof. MSc. Bruno de Oliveira Monteiro Engenheiro de Telecomunicações



Expressões Booleanas e Circuitos Lógicos

Exemplo:



Em VHDL:

```
LIBRARY IEEE:
       USE IEEE.std logic 1164.ALL;
                                                  Outra Maneira:
     FENTITY exemplo2 IS
                                                  S \le (A OR B) AND (C OR D)
     □ PORT (
                  A,B,C,D : IN BIT;
                  S : OUT BIT;
8
9
       END ENTITY exemplo2;
10
11
     ARCHITECTURE logic OF exemplo2 IS
                                             Exemplo2:
12
                SIGNAL S1,S2 : BIT;
13
     ■ BEGIN
14
                S1 <= A OR B:
                                                             S1
15
                S2 <= C OR D;
16
                S <= S1 AND S2:
17
       END ARCHITECTURE logic;
18
                                                              S2
19
```

Expressões Booleanas e Circuitos Lógicos

Circuitos Lógicos obtidos de Expressões Booleanas :

De maneira análoga ao que utilizamos para obter a expressão booleana que um circuito lógico executa, podemos desenhar um circuito lógico que executa a expressão booleana.

Exemplo: O circuito que representa a expressão booleana S=((A+B).C.(B+D)

$$\begin{array}{c} A \longrightarrow \\ B \longrightarrow \\ S_1 \end{array} S1 = (A+B)$$


$$\begin{array}{ccc}
& & & \\
B & & & \\
D & & & \\
\end{array}$$

$$S_2 & S_2 = (B+D)$$

$$S = S_1.C.S_2$$

$$S_1 \longrightarrow S_1.C.S_2$$


$$S_2 \longrightarrow S_1.C.S_2$$



Em VHDL:

```
LIBRARY IEEE;
       USE IEEE.std_logic_1164.ALL
 3
    FENTITY exemplo3 IS
    PORT (
 6
                 A,B,C,D : IN BIT;
                  S : OUT BIT;
       END ENTITY exemplo3;
10
11
12
     ARCHITECTURE logic OF exemplo3 IS
13
                SIGNAL S1,S2 : BIT;
14
     ■ BEGIN
15
                S1 <= A OR B;
16
                S2 <= B OR D;
17
                S <= S1 AND C AND S2;
       END ARCHITECTURE logic;
18
```


Exemplo3:



Em VHDL:

```
LIBRARY IEEE;
       USE IEEE.std logic 1164.ALL
 3
     ENTITY exemplo4 IS
 5
     PORT (
 6
                  A,B,C,D : IN BIT;
                  S : OUT BIT;
 8 9
       END ENTITY exemplo4;
10
11
     ARCHITECTURE logic OF exemplo4 IS
12
                SIGNAL S1, S2, S3, S4, S5, S6 : BIT;
13
     ■ BEGIN
14
                S1 <= NOT A;
15
                S2 <= NOT C;
16
                S3 <= NOT D;
17
                S4 <= S1 NOR B;
18
                S5 <= S2 NAND D;
19
                S6 <= S4 OR S5;
20
                S <= S6 AND S3
21
       END ARCHITECTURE logic;
```

Exemplo4:



Exercício 1

 $S = A \cdot \overline{B} \cdot C + A \cdot \overline{D} + \overline{A} \cdot B \cdot D$

```
LIBRARY IEEE:
       USE IEEE.std logic 1164.ALL
     ☐ ENTITY exemplo4 IS
 5
     PORT (
                        A,B,C,D: IN BIT;
6 7 8 9
                           S: OUT BIT;
       END ENTITY exemplo4;
10
11
12
       ARCHITECTURE logic OF exemplo4 IS
                 SIGNAL
                            S1, S2, S3 : BIT;
13
     ■ BEGIN
14
15
                      S1 \leq A AND (NOT B) AND C;
16
                         S2 \leq A AND (NOT D);
17
18
19
20
                     S3 \le (NOT A) AND B AND D;
                          S <= S1 OR S2 OR S3;
       END ARCHITECTURE logic;
```

Exercício 2

```
S = \overline{[(A+B).C]} + \overline{[D.(B+C)]}
```

```
LIBRARY IEEE;
       USE IEEE.std logic 1164.ALL
                                                                Simplificação:
     ☐ ENTITY exemplo4 IS
                                                                S = A'B' + C' + D'
5
     PORT (
                         A,B,C,D: IN BIT;
                           S: OUT BIT;
7
8
9
       END ENTITY exemplo4;
     ARCHITECTURE logic OF exemplo4 IS
11
12
13
14
                 SIGNAL S1, S2, S3 : BIT;
                                                                   S1 : BIT;
     E BEGIN
                          S1 <= A OR B;
                                                         S1 \leq (NOT A) AND (NOTB);
15
16
                        S2 <= S1 NAND C;
                                                       S \leq S1 OR (NOT C) OR (NOT D);
                          S3 <= B OR C;
17
18
19
20
                        S4 <= S3 NAND D;
                         S <= S2 OR S4;
       END ARCHITECTURE logic;
```

Exercício 3

```
S = [(\overline{A} . B) + (C.\overline{D})] . E + \overline{A} . (A.\overline{D}.\overline{E} + C.D.E)
```

```
LIBRARY IEEE:
        USE IEEE.std logic 1164.ALL
                                                                          Simplificação:
     ☐ ENTITY exemplo4 IS
                                                                          S= A'BCE + A'CDE
     PORT (
 5
                   A,B,C,D, E: IN BIT;
 6
                        S: OUT BIT;
7
8
9
10
11
12
13
14
15
16
17
18
19
        END ENTITY exemplo4;
      ARCHITECTURE logic OF exemplo4 IS
                                                                                S1 : BIT;
                  SIGNAL S1, S2, S3, S4, S5, S6, S7, S8 : BIT;
     □ BEGIN
                                                                S1 <= (NOT A) AND B AND C AND E;
                                S1 \le (NOT A) NAND B;
                                S2 <= C NAND (NOT D);
                                                                S2 <= (NOT A) AND C AND D AND E;
                                   S3 <= S1 NOR S2;
                                                                            S <= S1 OR S2;
                                   S4 <= S3 AND E;
                           S5 <= A AND (NOT D) AND (NOT E);
                                 S6 <= C AND D AND E;
                                   S7 <= S5 OR S6;
                                 S8 <= (NOT A) AND S7;
20
                                    S <= S4 OR S8;
        END ARCHITECTURE logic;
```

```
Exercício 4
                                       S = (A \oplus B + \overline{B} \cdot C \cdot \overline{D}) \cdot (\overline{A} + B) \cdot D + \overline{B} \cdot C + \overline{D}] + \overline{A} \cdot \overline{D}
         LIBRARY IEEE;
         USE IEEE.std logic 1164.ALL
      □ ENTITY exemplo4 IS
      PORT (
 5
                      A,B,C,D,E:INBIT;
 6
                           S: OUT BIT;
8 9 10 11 12 13 14 15 16
         END ENTITY exemplo4;
      ARCHITECTURE logic OF exemplo4 IS
                     SIGNAL
                                        $1,$2,$3,$4,$5,$6,$7,$8,$9 : BIT;
      ■ BEGIN
                                        S1 <= A XOR B:
                                        S2 <= (NOT B) AND C AND (NOT D);
                                        S3 <= S1 NOR S2;
                                        S4 \le (NOT A) NOR B;
                                        S5 <= S4 AND D;
17
18
19
20
                                        S6 \le (NOT B) AND C;
                                        S7 <= S5 NOR S6 NOR (NOT D);
                                        S8 <= S3 AND S7;
                                        S9 \le (NOT A) AND (NOT D);
                                        S<= S8 OR S9:
21
         END ARCHITECTURE logic;
```



Bons Estudos

Prof. MSc. Bruno de Oliveira Monteiro Engenheiro de Telecomunicações

