
Dezena		Unidade		Display
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	1	1	1	13
0	1	0	0	10
0	1	0	1	11
0	1	1	0	12
1	0	1	1	23
1	0	0	0	20
1	0	0	1	21
1	0	1	0	22
1	1	1	1	33
1	1	0	0	30
1	1	0	1	31
1	1	1	0	32
0	0	1	1	03

- B) Tem a função de armadilha.
- C) Porque com 2 Flip-Flops na unidade só é possível contar até 3. É necessário adicionar mais 3 Flip-Flops para corrigir esse erro para que a contagem consiga ir de 0-9.
- D) Decodificador de binário para decimal.
- E) Cátodo comum pois o display utilizado esta ligado ao terra, logo ele é cátodo comum.
- F) Neste caso o set e o reset não estão sendo utilizados, logo para deixá-los desabilitados eles foram conectados em nível lógico alto (Vcc).




2) Modulo:

```
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
31
32 entity modulo is
        Port ( clk : in STD_LOGIC;
     reset: in STD_LOGIC;
33
34
               output : buffer integer range 0 to 15);
35
36 end modulo;
37
38 architecture Behavioral of modulo is
39
40 begin
41
42 process(clk,reset)
43
      begin
          if reset = '1' then
44
             output<=15; --reinicia a contagem
45
          elsif rising_edge(clk) then --subida
  if output = 0 then
46
47
                output<=15;
48
49
                output<=output-1;
50
             end if;
51
           elsif falling edge(clk) then --descida
52
53
             output<=output;
          end if;
54
55
       end process;
56 end Behavioral;
```

Teste:

```
COMPONENT modulo
                                                              wait for 100 ns;
                                                   154
43
        PORT (
                                                              clk<='1';
                                                   155
         clk : IN std_logic;
reset: IN std_logic;
                                                              wait for 100 ns;
                                                   156
                                                              clk<='0';
                                                   157
            output : buffer integer range 0 to 15
                                                   158
47
           );
                                                              wait for 100 ns;
                                                   159
       END COMPONENT:
48
                                                   160
                                                              clk<='0';
49
      --Inputs
                                                   161
                                                              wait for 100 ns;
      signal clk : std_logic := '0';
50
                                                              clk<='1';
                                                   162
      signal reset : std_logic := '0';
51
                                                   163
                                                              wait for 100 ns;
52
      --Outputs
                                                   164
                                                              clk<='0';
      signal output : integer range 0 to 15;
53
                                                   165
54 BEGIN
                                                   166
                                                              wait for 100 ns;
      -- Instantiate the Unit Under Test (UUT)
55
                                                   167
                                                              clk<='0';
      uut: modulo PORT MAP (
56
                                                   168
                                                              wait for 100 ns;
             clk => clk,
57
                                                   169
                                                              clk<='1';
             reset => reset,
                                                              wait for 100 ns;
58
                                                   170
             output => output
59
                                                   171
                                                              clk<='0':
           );
60
                                                   172
      stim_proc: process
61
                                                              wait for 100 ns;
                                                   173
      begin
                                                              clk<='0';
62
                                                   174
63
         --iniciar a contagem
                                                              wait for 100 ns;
                                                   175
64
         reset<='1';
                                                              clk<='1';
                                                   176
         wait for 100 ns;
                                                              wait for 100 ns;
65
                                                   177
                                                              clk<='0';
         reset<='0';
66
                                                   178
67
                                                   179
                                                              wait;
68
         wait for 100 ns;
                                                           end process;
                                                   180
         clk<='0';
                                                   181 END;
```

Gráfico:



Proposto:

Modulo:

```
29 --library UNISIM;
 30 --use UNISIM.VComponents.all;
 31
 32 entity modulo is
     Port ( clk : in STD_LOGIC;
 33
               reset: in STD LOGIC;
 34
               output : buffer integer range 5 to 10);
 35
 36 end modulo:
 37
 38 architecture Behavioral of modulo is
 39
 40 begin
 41
 42 process(clk,reset)
      begin
 43
         if reset = '1' then
 44
             output<=10; --reinicia a contagem
 45
         elsif rising_edge(clk) then --subida
  if output = 5 then
 46
 47
 48
                output<=10;
 49
             else
               output<=output-1;
 51
             end if;
          elsif falling edge(clk) then --descida
 52
            output<=output;
 53
          end if;
 54
 55
       end process:
 56 end Behavioral;
```

Teste:

```
COMPONENT modulo
                                                              clk<='0';
42
                                                   90
                                                               wait for 50 ns;
         PORT (
 43
                                                     91
             clk : IN std_logic;
 44
                                                     92
                                                               clk<='1';
             reset: IN std_logic;
                                                               wait for 50 ns;
 45
 46
             output : buffer integer range 5 to 10
                                                     94
                                                               clk<='0';
           );
 47
                                                     95
        END COMPONENT;
                                                               wait for 50 ns:
 48
                                                     96
                                                               clk<='0';
 49
        --Inputs
                                                     97
 50
       signal clk : std_logic := '0';
                                                     98
                                                               wait for 50 ns;
 51
       signal reset : std logic := '0';
                                                     99
                                                               clk<='1';
        --Outputs
                                                    100
                                                               wait for 50 ns;
 52
                                                               clk<='0';
        signal output : integer range 5 to 10;
                                                    101
 53
 54 BEGIN
                                                    102
       -- Instantiate the Unit Under Test (UUT)
                                                               wait for 50 ns:
 5.5
                                                    103
                                                               clk<='0';
       uut: modulo PORT MAP (
 56
                                                    104
                                                               wait for 50 ns;
 57
              clk => clk,
                                                    105
 58
              reset => reset,
                                                    106
                                                               clk<='1';
              output => output
                                                    107
                                                               wait for 50 ns;
 59
            );
                                                               clk<='0';
                                                    108
 60
       stim_proc: process
 61
                                                    109
       begin
                                                               wait for 50 ns:
 62
                                                    110
 63
          --iniciar a contagem
                                                    111
                                                               clk<='0';
 64
          reset<='1';
                                                    112
                                                               wait for 50 ns;
          wait for 50 ns;
                                                               clk<='1';
 65
                                                    113
          reset<='0';
                                                               wait for 50 ns;
                                                    114
 66
                                                               clk<='0';
 67
                                                    115
         wait for 50 ns;
                                                            end process;
 68
                                                    116
         clk<='0';
                                                    117 END;
 69
```

Gráfico:

