Surname

COMPITO "ENG" Name

ID

Room

Part A - Quiz

(Report with X the correct answer in the table – Do not write in the row "Total points")

Quiz	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10
Answer a										
Answer b										
Answer c										
Answer d										
Total points										

Quiz A1

Consider a 8 bit A/D conversion system. By adding two more bits, the signal to noise ratio due to quantization

- a) decreases of 6 dB
- c) increases of 1.76 dB

b) increases of 6 dB

b) increases of 6 dB d) increases of 12 dB $SNR_{7} = 6(N+2) - 1.96 dB$ 6N + 1.76 dB F12

Quiz A.2

Consider a square wave generator realized with Schimtt trigger inverter, one resistor and one capacitor. The voltage out of the Schimtt trigger inverter is:

- a) exponential
- b) square wave
- c) linear
- d) sine wave

Quiz A.3

Consider a synchronous write cycle; the delay, at source, between INF and STB signal is:



b) Tk

c) Th

d) Tk+Ttxmin

Quiz A.4

Consider a voltage step propagating in a transmission line with open circuit termination, R₀=Z∞ and V_{DD}=2V. The first incident voltage step is:

- a) 1 V
- b) 2 V
- c) 0.5 V

Quiz A.5

Series voltage regulators: the efficiency is:

a) 1

- b) > 1
- c) < 1
- d) 100

Quiz A.6

How many voltage comparators are required in a 4 bit FLASH ADC?

a) 1

b) 15

Quiz A.7

If we reduce of a factor of 2 the voltage supply VDD of a CMOS logic gate, then the dynamic power consumption:

- A) increases of factor 2
- b) reduces of factor 1/2
- c) increases of factor 4
 - d) reduces of factor 1/4

1

Applied Electronics (a.y. 19-20)

Quiz A.8

A flash memory cell consists in:

- a) one FAMOS c) 1 MOS and one capacitor Cs
- b) one FAMOS and one capacitor Cs
- d) one NMOS, one PMOS and two capacitors

Quiz A.9

A FPGA logic block contains:

- a) Look-Up Tables and several AND/OR gates
- c) Look-up Table and several flip-flops
- b) several AND/OR gates and several flip-flops
- d) programmable switch only

Quiz A.10


The output of a CAM memory is:

- a) a control signal
- b) a data
- c) a command
- d) an address

Parte B - Problem B.1

Consider 4 analog sinusoidal signals with voltage in the range between -4V and +4V. The signals are converted with an A/D conversion system using only one S/H and one ADC. The S/H acquisition time is 800ns. The ADC is a 8 bit successive approximation converter with clock frequency of 60 MHz and input dynamics from -5V to +5V. The signals are sampled with over-sampling factor K=3.5.

a) Plot the block diagram of the A/D conversion system. Indicate if the conditioning amplifier is required; trace the characteristic (ie: Vout versus Vin) of the conditioning amplifier and plot a circuit of this conditioning amplifier.



b) Calculate the maximum possible input frequency of each input signal and calculate the signal to noise ratio due to quantization.

$$T_{swin} = T_{c} + T_{sH} + T_{M0x} = NT_{c}K + T_{s/H} = 800 hs + 8/607Hz$$

3

FZ/H & A THYZ

Part B - Problem B.2

One driver with voltage supply equal to 3,3 V (Voh=3.3V, Vol=0V) is used for driving a transmission line with Z_{\circ} = 60 Ω , propagation speed U = 0,6 C, length 25 cm and termination R_T =100 Ω . The receivers are CMOS circuits with ViI = 1V, Vih = 2,2 V. Consider L-H transition and answer to the following questions:

a) Calculate the value of the driver output resistance R0 to have RWS on the first reflected wave.

(Ne must avoid Ims and solisty Rus:

$$P(t_{p}) = V_{g(0)} < V_{IH} = \sum_{l=1}^{\infty} \frac{2\omega_{l}}{2\omega_{l}} = \sum_{l=1}^{\infty} \frac{2\omega_{l}}{2\omega$$

b) Assuming now the far-end is open circuit, calculate:

[

- the steady state far-end voltage when the transient is concluded
 - the maximum and minimum transmission time and the skew for a receiver connected to the far-end.


far-end.

$$V_{c}(t \rightarrow \infty) = V_{c} \qquad V_{$$

Truin =
$$t \rho = T_{\text{Twax}}$$
 because $V_c(t_p) = V_0 \cdot 0.6 \cdot 2 + V_{\text{TH}}$

$$t_{p} = \frac{L}{U} = \frac{27au}{0.6c} = 0.13 \cdot 10 = 4.3vs$$


Part B - Problem B.3



Consider the sequential circuit shown in the figure. All outputs Q are initially reset to zero.

a) Plot the timing diagrams of the outputs Q1, Q2*, A and Q3 for 5 CK cycles; <u>assuming the following delays:</u>

FF1, FF2 and FF3: $T_{ck=>Q}$ =2 ns; Th=1ns; Tsu=3ns NAND: Tp=5ns per H-L e 4ns per L-H



b) Calculate the maximum CK frequency when the components have the dynamic parameters of point (1)

c) If Tck=10ns specify if any FF will enter in metastable state.

Enter in enérosiable stoute

5

Part-B -Problem B.4

A DRAM memory has:

- 12 bit address,4 bits are for column address and 8 bits are for row address.
- 8 bit words
- pass transistors with Cd=0.5fF

The

a) Calculate the number of Word lines

b) Calculate the total number of memory cells

c) Calculate the capacitance of the bit line C_{BL}