

Surname

Name

ID

COMPITO “ENG”

Room

Part A – Quiz

(Report with X the correct answer in the table – Do not write in the row “Total points”)

[illegible]

Quiz A1

Consider a 8 bit A/D conversion system. By adding two more bits, the signal to noise ratio due to quantization

- a) decreases of 6 dB b) increases of 6 dB
c) increases of 1.76 dB d) increases of 12 dB

Quiz A.2

Consider a square wave generator realized with Schmitt trigger inverter, one resistor and one capacitor. The voltage out of the Schmitt trigger inverter is:

- a) exponential b) square wave c) linear d) sine wave

Quiz A.3

Consider a synchronous write cycle; the delay, at source, between INF and STB signal is:

- a) Tsu+Tk b) Tk c) Th d) Tk+Ttxmin

Quiz A.4

Consider a voltage step propagating in a transmission line with open circuit termination, $R_0=Z_\infty$ and $V_{DD}=2V$. The first incident voltage step is:

- a) 1 V b) 2 V c) 0.5 V d) 1.5 V

Quiz A.5

Series voltage regulators: the efficiency is:

- a) 1 b) >1 c) <1 d) 100

Quiz A.6

How many voltage comparators are required in a 4 bit FLASH ADC?

- a) 1 b) 15 c) 4 d) 8

Quiz A.7

Quiz A.7
If we reduce of a factor of 2 the voltage supply V_{DD} of a CMOS logic gate, then the dynamic power consumption:

- A) increases of factor 2 b) reduces of factor 1/2

c) increases of factor 4

d) reduces of factor 1/4

Quiz A.8

A flash memory cell consists in:

a) one FAMOS

c) 1 MOS and one capacitor Cs

b) one FAMOS and one capacitor Cs

d) one NMOS, one PMOS and two capacitors

Quiz A.9

A FPGA logic block contains:

a) Look-Up Tables and several AND/OR gates

c) Look-up Table and several flip-flops

b) several AND/OR gates and several flip-flops

d) programmable switch only

Quiz A.10

The output of a CAM memory is:

a) a control signal

b) a data

c) a command

d) an address

Parte B – Problem B.1

Consider 4 analog sinusoidal signals with voltage in the range between -4V and +4V. The signals are converted with an A/D conversion system using only one S/H and one ADC. The S/H acquisition time is 800ns. The ADC is a 8 bit successive approximation converter with clock frequency of 60 MHz and input dynamics from -5V to +5V. The signals are sampled with over-sampling factor K=3.5.

- a) Plot the block diagram of the A/D conversion system. Indicate if the conditioning amplifier is required; trace the characteristic (ie: V_{out} versus V_{in}) of the conditioning amplifier and plot a circuit of this conditioning amplifier.
- b) Calculate the maximum possible input frequency of each input signal and calculate the signal to noise ratio due to quantization.

Part B – Problem B.2


One driver with voltage supply equal to 3,3 V ($V_{oh}=3.3V$, $V_{ol}=0V$) is used for driving a transmission line with $Z_{\infty} = 60 \Omega$, propagation speed $U = 0,6$ C, length 25 cm and termination $R_T=100 \Omega$. The receivers are CMOS circuits with $V_{il} = 1V$, $V_{ih} = 2,2$ V. Consider L-H transition and answer to the following questions:

a) Calculate the value of the driver output resistance R_0 to have RWS on the first reflected wave.

b) Assuming now the far-end is open circuit, calculate:

- the steady state far-end voltage when the transient is concluded
- the maximum and minimum transmission time and the skew for a receiver connected to the far-end.


Part B – Problem B.3



Consider the sequential circuit shown in the figure. All outputs Q are initially reset to zero.

- a) Plot the timing diagrams of the outputs Q1, Q2*, A and Q3 for 5 CK cycles; assuming the following delays:

FF1, FF2 and FF3: $T_{ck \rightarrow Q} = 2 \text{ ns}$; $T_h = 1 \text{ ns}$; $T_{su} = 3 \text{ ns}$
NAND: $T_p = 5 \text{ ns}$ per H-L e 4 ns per L-H



- b) Calculate the maximum CK frequency when the components have the dynamic parameters of point (1)

- c) If $T_{ck} = 10 \text{ ns}$ specify if any FF will enter in metastable state.

Part-B –Problem B.4

A DRAM memory has:

- 12 bit address, 4 bits are for column address and 8 bits are for row address.
- 8 bit words
- pass transistors with $C_d = 0.5 \text{ fF}$

The

a) Calculate the number of Word lines

b) Calculate the total number of memory cells

c) Calculate the capacitance of the bit line C_{BL}