



B → Digital Electronics




NMOS as a switch

- Two states
 - Switch closed:** we apply $V_{GS} \gg V_{th}$
 - » ON state (closed) → I_D flowing
 - » ideal: short circuit
 - » real: R_{ON} resistance
 - Switch open:** we apply $V_{GS} \ll V_{th}$
 - » OFF state (open) → ≈ 0 I_D
 - » ideal: open circuit
 - » real: I_{OFF} leakage current
(sign unknown, linked to V_{DS})




PMOS as a switch

- Voltages and currents have opposite sign with respect to the nMOS
 - $-V_{GS} < V_{TH}$: ON state (conducting)
 - $-V_{GS} > V_{TH}$: OFF state (non conducting)
- Complementary controlled switch




Inverter realization




CMOS structure

$$V_{in} < V_{th} \quad (\text{usually } V_{in} = 0)$$




$$V_{in} > V_{th} \quad (\text{usually } V_{in} = V_{DD})$$



equivalent circuit


Totem pole



2 states:


- H → $V_o \approx V_{cc}$
- L → $V_o \approx 0$

Open Drain output



- realized with a single NMOS
- SW open → Z state
- SW closed → $V_o \approx 0$

3 states output circuit





- H → High
- L → Low
- Z → High Impedance
 - ↳ V_o is O.C.
 - ↳ mostly used to disconnect the output voltage

why do we
need 3s
output?



• In modular systems, several modules are connected to the same line; only one module at a time must set the logic level of the line.

• In this example, the line is a bus. Several masters (Mi) are connected to the bus line, but only one master at a time sets the state of the line; all the others are in HighZ state




- if we add a Resistor at the output:
 - SW open → $V_o \approx V_{AL}$

Delay btw input/output signals




Where does the delay come from?




$C_{gs,p}, C_{gs,n}$ are the capacitances btw the source and the ground of the MOSFETs

input equivalent circuit



H state:



L state:





L → H



during the transmission
 C_I is charged → delay


$$t_{DLH} \approx 0.69 C_I R_{OH}$$



during the transmission
 C_I is discharged → delay

$$t_{DHL} \approx 0.69 C_I R_{OL}$$

Multiple inputs




$$t_{OLH} = C_T \cdot R_O,$$

where $C_T = \text{sum}(C_i)$

The maximum number of inputs that can be connected to a single output is limited by the maximum delay time set by the application.

↳ Fan Out

Delay with Pass gate




$$t_o = 0.6s (R_C + R_{on}) \cdot C_i$$


it adds additional delay

Logic gates Realizations with CMOS

NAND




I_1	I_2	U
0	0	1
0	1	1
1	0	1
1	1	0



NOR



I_1	I_2	U
0	0	1
0	1	0
1	0	0
1	1	0




- To realize any combinational logic function, we can use a combination of series/parallel nMOS and pMOS switches

» If nSWs are in series → pSWs are in parallel
 » If nSWs are in parallel → pSWs are in series

Power dissipation


↓
 Static ← DC, after
 the transmission
 has completed
 ↴
 C_i is full

H state



$$P_s = V_{DD} \cdot I_{offH}$$


L state



$$P_s = V_{DD} \cdot I_{offL}$$

Dynamic ← AC, during
 the transmission
 ↴
 C_i is being
 charged/discharged

L → H



↑ We don't consider I_{offL} here, as it is negligible.


$$\frac{f Q}{I_{DD}} = C_i \cdot V_{DD} f$$

$$P_d = V_{DD} \cdot I_{DD}$$

$$P_d = V_{DD}^2 \cdot C_i \cdot f$$

where f is frequency

H → L



$$V_o = 0 \rightarrow P_d = 0$$

② We consider I_{offL} here, as many
 numbers of transistors actually
 make up a significant
 static power dissipation

- L → H dynamic Power can be reduced by:

- reducing the frequency $f \xrightarrow{\text{upper limitation}} f_{max} = 1/t_p$
- reducing V_{DD}
- reducing C_i

Sequential Circuits

Latch Set Reset



Combinational logic circuits:

the output at time instant t_0 depends **ONLY** on the inputs at the same time instant $t = t_0$


Sequential logic circuits:

the output at time instant t_0 depends on the inputs at $t=t_0$ **AND** **ALSO** by the previous states at $t = t_{0-1}, t_{0-2}, \dots$)

S	R	Q	Q^*
0	1	0	1
1	0	1	0
0	0	Q_{-1}	Q^*_{-1}
1	0	0	0

(1 1 0 0) ← memory


metastability state




S^*	R^*	Q	Q^*
1	0	0	1
0	1	1	0
1	1	Q_{-1}	Q^*_{-1}
0	0	1	1

(0 0 1 1) ← memory

Gated Latch-SR (with enable signal)




normal Latch-SR ← $LE = 1$




← $LE = 0$

when $LE = 0$, Q does not change even if S or/and R changes



Gated D-Latch


Preset / Clear command to bypass Enable



Preset = 1 → Q = 1

Clear = 1 → Q = 0

D-Flip Flop




CLK	D	Q'	Q
0	0	0	0
0	1	0	0
1	0	1	0
1	1	1	0



$Q_{-1} = D_{-1}$ $\rightarrow 0_{-1}$
 $Q'_{-1} = D_{-1}$ $\rightarrow 0_{-1}$

 → during the transition from 0 to 1, the output stays with the last value of D , so even if D changes while $CLK = 1$, Q is always equal to the last value of D before the transition.

on rising edge



on both edges



per $J=K=1$: the output switches at each CK edge (toggle)


Memory state

J	K	Q	Q^*
0	0	Q_{-1}	Q^*_{-1}
0	1	0	1
1	0	1	0
1	1	Q_{-1}^*	Q_{-1}

J or K set the output

JK Flip Flop



Time Constraints



usually
 $t_H < t_P$ \Rightarrow $t_H \rightarrow 0$



so we consider only t_P and t_{SU}

Asynchronous counter




- problem → delay increases for every additional DFF
- given Q_i with the delay T_{pd} , $T_{pdM} = M \cdot T_{pd}$

Synchronous Counter




$$\text{Max frequency: } T_{\text{total}} = T_{\text{clock}} + 2T_{\text{JLob}} + T_{\text{Su}}$$

Finite State Machine




FSM is also a sequential circuit!



Power-delay chart



$$\min\{\text{product}(T, P)\} = \text{best performance}$$




Memories



- $\rightarrow N = 2^n \rightarrow$ total # of words
- $\rightarrow M = 2^n \rightarrow$ # of bitcells that a word consists of
- $\rightarrow K = 2^k \rightarrow$ # of columns of words

The diagram shows the address space divided into two parts: n bits address and $n-k$ bits row address. A curved arrow points from the $n-k$ bits label to the row address area.

DRAM



$C_s \rightarrow$ Storage capacitor
↳ switch is controlled
by WL

$C_{BL} \rightarrow$ Paracitic capacitor

$$C_s \ll C_{BL}$$



Write:

$w_L = 1 \rightarrow BL = 1 \rightarrow C_s \text{ charged} \quad (\text{write } 1)$

$w_L = 1 \rightarrow BL = 0 \rightarrow C_s \text{ discharged} \quad (\text{write } 0)$


Read:

1. BL is pre-charged at half supply voltage ($V_{dd}/2$)
2. Select row with WL, charge transfer $C_s \leftrightarrow C_{BL}$
 - Small ΔV_{BL} positive (read 1) or negative (read 0)
3. ΔV_{BL} amplification \rightarrow sense amplifier
4. Re-write the bit to restore the C_s voltage



Read / write graph

Row - Column memory access:





RAS \rightarrow select row #
Move the row to row buffer

CAS \rightarrow Select column #



④ In DRAM (Asynchronous DRAM),

RAM and CPU clock are not synchronized


Read Cycle



Write Cycle



n-bit DRAM



When we have a line read on each dram, instead if reading a single column and changing the row, we can read multiple columns on a single row. The number of columns that can be read on a single row is named **Burst Length**.

Types of DRAM

DDR:

- Operations on both the **rising and falling clock edges**
- 2x faster than SDRAM
- Higher power consumption

Maximum speed / bandwidth

=

bus width (bits)

×

2 × bus clock frequency

SDRAM:

- Reads and writes on the **rising edge of the clock signal**

Maximum speed / bandwidth

=

bus width (bits)

×

bus clock frequency

ex


Maximum speed of 8-bit DRAM DDR3 with bus clock at 1000 MHz is 16 Gbit/sec ($8 \text{ bit} \cdot 2 \cdot 1000 \text{ MHz}$)

DDR SDRAM Standard	Bus clock (MHz)	Internal rate (MHz)	Prefetch (min burst) (ns)	Transfer Rate (MT/s)	Voltage (V)	DIMM pins	SO-DIMM pins	Micro-DIMM pins
DDR	100–200	100–200	2	200–400	2.5 / 2.6	184	200	172
DDR2	200–533	100–266	4	400–1066	1.8	240	200	214
DDR3	400–1066	100–266	8	800–2133	1.5	240	204	214
DDR4	1066–2133	200–400	8	2133–4266	1.05 / 1.2	288	256	-
DDR5	1600–3600	200–450	16	3200–7200	1.1	288	262	-

minimum
burst
length

SRAM → GT-SRAM

2 inverters = 4 transistors }
 2 MOSFET = 2 transistors } 6 trans



if BL_c sets reduced \rightarrow stored bit is 1
 if BL sets reduced \rightarrow stored bit is 0

Write


1. BL forced to 1 (or 0) and BL_c to 0 (1)
2. Selection via $WL = 1$

Read

1. BL & BL_c pre-loaded to V_{DD}
2. Selection via $WL = 1$
3. BL or BL_c lowered, depending on the stored bit
4. Activation of the Sense Amplifier


Comparison:

SRAM



- Larger cell \Rightarrow lower density, higher cost/bit
- Very low static consumption
- Non-destructive reading
- No refresh
- Simple reading \Rightarrow faster access
- Standard manufacturing process \Rightarrow natural choice for integration with logic circuits

DRAM




- Smaller cell \Rightarrow higher density, lower cost/bit
- Needs periodic refresh and refresh after each reading
- Complex reading \Rightarrow slower access
- Specific manufacturing process \Rightarrow difficult integration with logic circuits
- High density implies non-trivial addressing schemes

	SRAM (Static RAM)	DRAM (Dynamic RAM)
Usage	Cache Memory	Main Memory
Speed	Very Fast	Fast
Cost	Costly	Cheaper than SRAM
# mem. cells / unit area	Density	High


bes. we need refresh after after write

CAM

RAM




VS



give the data and get the address of the data


example → usually used with RAM



where the forwarding table is

Entry No.	Address (binary)	Output port
1	101XX	A
2	0110X	B
3	011XX	C
4	10011	D

FAMOS — Floating-Gate MOS ←



EPROM → Based on FAMOS

- Storage permanence
 - Charges in the floating gate slowly lost due to leakage currents
 - Programming state lost after 10s of years
 - Erasing and programming restores the charges



• Number of Program/Erase cycles

- The lattice is damaged by programming and erasing
- The number of P/E cycles is limited
 - 10000 – 100000 times
 - Afterwards the memory starts showing failures
- Reading has no side effects
 - Frequent reads, rare writes

2nd method

FloTOX-type EEPROM

- Electrically Erasable and Programmable ROM
 - Programming mechanism is reversible




3rd method

Flash-type EEPROM


Combines

- EPROM (programming)
- EEPROM (erase)



Flash Memory


- NOR flash
 - ✓ Random access
 - ✓ Fast read (random access)
 - ✓ Slow write and erase
 - ✓ Used mostly for code (random access)



NOR (Code): fast read, slow write

- NAND flash
 - ✓ Page access
 - ✓ High density, lower cost
 - ✓ Faster write than erase
 - ✓ Used mostly for data with sequential access

it reads the whole row, when it wants to access a single word



NAND (Data): fast write, lower cost


Basic operations:

- ♦ Page
 - Read / Write (in NAND flash)

- ♦ Block
 - Erase

Programmable Logic

FPGA




FPGAs consist of:

- CLBs
- IO blocks
- programmable switches


CLBs consist of:

- LUT
- MUX
- D-FF
- FA (Full adder)



CPLD

Combine multiple PLDs (logic blocks) in single device with programmable interconnect and I/O



Each PLD consists of:

- Logic blocks
- D-FF
- MUX


- FPGA and CPLD can be programmed with the HW languages such as Verilog or VHDL

Moore's Law


It states that the number of transistors on a microprocessor chip will double every two years or so — which has generally meant that the chip's performance will double, too.

LUT

an example of LUT to implement $y = ab + c^*$ (3 inputs)



→ 8 SRAM cells
in MUX



Verilog HW

Verilog is intrinsically a parallel language (to model HW)

- Gate level, structural, RTL modeling
 - All instructions are concurrent
 - The order of the instructions is NOT important
- Behavioral
 - Instructions are executed sequentially
 - The order of the instructions is important


- Register Transfer Level (RTL) and Behavioral modelling
 - wire and reg
 - Continuous assignment ← RTL
 - always block ← Behav. modeling
- Design flow for FPGA and ASIC design

Data types

- wire — stateless (does not store a value)
- reg — stores the last value assigned
- 4 default values

- Value 0
 - Represents a logic zero, or false condition
- Value 1
 - Represents a logic one, or true condition

- Value Z or z
 - Represents a high impedance value
- Value X or x
 - Represents an unknown (undefined) logic value



- Constants → [size]['base]value

- 8'b1011_1101 // 8-bit binary
- 'hA3F0 // 32-bit hexadecimal
- 16'o56377 // 16-bit octal
- 32'd999 // 32-bit decimal

- default 'base is decimal
- default size is 32 bits

• Logic Gate modeling



```

1 module my_gate (out1, in1, in2);
2   // port list
3   output out1;
4   input in1, in2;
5
6   wire w;
7   and (w, in1, in2);
8   not (out1, w);
9
10 endmodule

```

- Each internal signal should be defined as wire
- Ports are implicitly defined as wire
- Logic gate primitive instantiation
 - It looks like a function call, but it is different
 - If repeated, multiple independent instances are included
- By convention (opposite to C/C++)
 - The first connection is the output
 - The following connections are inputs

AND	0	1	X	Z
0	0	0	0	0
1	0	1	X	X
X	0	X	X	X
Z	0	X	X	X

OR	0	1	X	Z
0	0	1	X	X
1	1	1	1	1
X	X	1	X	X
Z	X	1	X	X

XOR	0	1	X	Z
0	0	1	X	X
1	1	0	X	X
X	X	X	X	X
Z	X	X	X	X

NAND	0	1	X	Z
0	1	1	1	1
1	1	0	X	X
X	X	X	X	X
Z	X	1	X	X

NOR	0	1	X	Z
0	1	0	X	X
1	1	0	0	0
X	X	0	X	X
Z	X	0	X	X

BUF	0	1	0	1
NOT	0	1	1	0
0	0	0	0	1
1	1	1	1	0
X	X	X	X	X
Z	X	X	Z	X

• Delays

Delays are expressed as #(Tp) or #(TpLh, Tphl) where each delay is:

- Either a single value, the maximum max
- Or three values, min:type:max

→

xor #(2:3:4, 5) (s, x, y);
and #(3.567) (co, x, y);

Continuous Assignment

Alternative higher abstraction level to describe combinational logic

• Syntax

assign [#delay] <net_name> = <expression>;

The destination of an assignment should be a **wire** or an output port

• Examples

```

assign out=a & b | c;           // boolean or arithmetic expression
assign eq=(a+b==c);            // adder and comparator
wire #10 inv=~in;             // inverter with a 10 time units delay
wire [7:0] c=a+b;             // 8-bit adder

```

• Operators:

Arithmetic Operators

a + b	Add
a - b	Subtract
-a	Negate
a * b	Multiply
a / b	Divide
a % b	Remainder

Bitwise Operators

~a	bitwise NOT
a & b	bitwise AND
a b	bitwise OR
a ^ b	bitwise XOR
a ^~ b	bitwise XNOR
a ^~ b	bitwise XNOR

Shift Operators

a << n	Logical shift left
a >> n	Logical shift right
a <<< n	Arith shift left
a >>> n	Arith shift right
{a, b}	Concatenate
~^a	XNOR all bits

Arithmetic

+ - plus and minus

Relational

>= greater, greater or equal

Logical (like C/C++)

&& || logical AND and OR

Bitwise

& bitwise AND

Reduction

& ~& AND and NAND reduction

Reduction Operators

&a	AND all bits
a	OR all bits
^a	XOR all bits
~&a	NAND all bits
~ a	NOR all bits
~^a	XNOR all bits

Logical Operators

!a	Negation
a && b	Logical AND
a b	Logical OR
sel?a:b	Conditional

N+1 bits, N bits

assign c = a + b;

1 bit N bits

assign c = a > b;

1 bit 1 bit

assign c = a || b;

N bits N bits

assign c = a & b;

1 bit 1 bit

assign c = &a;

1 bit N bits

All bits of a are ANDed together
and the result assigned to c

Example:

the value of "parameter"

actual names of the ports

formal names of the ports

```

1 ... 
2 adder #(8) adder_8 (co, sum, a, b, ci);
3 adder #(width(8)) adder_8 (co, sum, a, b, ci);
4 adder adder_2 (.a(a), .b(b), .cin(ci), .cout(co), .s(sum));
5 adder adder_2 (.s(sum), .a(a), .b(b), .cin(ci));
6 adder #(2) adder_2 (, sum, a, b, ci);
7 ...
  
```

Module name Instance name

Parameter by position

Arguments by position

- Leaving a position empty makes the corresponding port not connected
- Port cout is not connected in this example

```

1 module adder (cout, s, a, b, cin);
2   parameter width = 2;
3   input [width-1:0] a, b;
4   input cin;
5   output [width-1:0] s;
6   output cout;
7
8   assign {cout, s} = a + b + cin;
9
10 endmodule
  
```

1 ...
2 assign c = a & b;
3 assign d = a | c;
4 assign s = c ^ d;
5 ...

1 ...
2 assign s = c ^ d;
3 assign c = a & b;
4 assign d = a | c;
5 ...

The order
is not important!

Always Block

- Syntax →

```

always @ (sensitivity_list) begin
  ...
end
  
```

it gets triggered when any element in sensitivity list changes value

```

always @ (posedge clock)
always @ (negedge clock or reset)
  
```

it gets triggered on the edge of clock

- Output should be of type "reg", NO "assign" keyword is needed
- Blocking and non-Blocking assignments

- Blocking assignments has an immediate effect (like in C/C++)

```

1 always @ (a or b) begin
2   a = b;
3   b = a;
4 end
  
```

After the execution of the always block

- a == 1, b == 1
- The always block is executed twice

- Non-blocking assignment occurs after some time has elapsed, it assigns a future value

```


1 always @ (a or b) begin
2   a <= b;
3   b <= a;
4 end
  
```

After the execution of the always block


- a == 1, b == 0
- But then a == 0, b == 1
- But then a == 1, b == 0
- And so on...
- The always block is executed infinite times

- "if" and "case" statements can be used only inside "always" block

Design flow for FPGA design




Design flow for ASICs




Comparison:

- The design flow steps are very similar to the FPGA design flow
- ASIC:**
 - Many more verifications (Masks are extremely expensive, Mistakes cannot be made!)
 - Much greater variability of transistor and interconnection parameters
 - Many more design and development tools (Complex, Expensive)
- FPGA:**
 - Much simpler (Manufacturing is already pre-characterized, Design tools are typically provided by the manufacturer, Cheap)



Interconnections



Parameters of interconnection


$L_u \rightarrow$ inductance per unit length

$C_u \rightarrow$ capacitance per unit length

$L \rightarrow$ length

$u \rightarrow$ propagation speed

$$t_p = \frac{L}{u} \rightarrow \text{propagation time} \quad Z_\infty = \sqrt{\frac{L_u}{C_u}} \rightarrow \text{characteristics impedance} \quad u = \frac{1}{\sqrt{L_u C_u}}$$



$$\Gamma_B = \frac{R_o - Z_\infty}{R_o + Z_\infty}$$

$$\Gamma_T = \frac{R_T - Z_\infty}{R_T + Z_\infty}$$

$$V_B(0) = \frac{Z_\infty}{R_o + Z_\infty} \cdot V_A$$

Types of terminations:

- Short Circuit

$$- R_T = 0 \rightarrow \Gamma_T = -1$$


- Open Circuit

$$- R_T = \infty \rightarrow \Gamma_T = 1 \rightarrow \text{backward voltage} = \text{incident voltage}$$

- Load Matching

$$- R_T = Z_\infty \rightarrow \Gamma_T = 0 \rightarrow \text{No back reflection}$$

Multiple receivers along the transmission line



$$C'_u = C_u + \frac{C_i \cdot N}{L} \rightarrow C_u \text{ has changed to } C'_u$$

$$Z'_\infty = \sqrt{\frac{L_u}{C_u}} \quad Z'_\infty < Z_\infty$$

$$U' = \frac{1}{\sqrt{L_u \cdot C_u}} \quad U' < U \rightarrow t_p' > t_p$$

Incident Wave switching (IWS)

- All the receiver along the transmission line are turned on on the first incident wave

$$\begin{cases} V_B^+(0) > V_{IH} \\ R_L = Z_\infty \end{cases} \quad \left. \begin{array}{l} \text{necessary} \\ \text{conditions} \end{array} \right\}$$


Reflective wave switching (RWS)

- The receivers over the transmission line don't turn on on the first incident wave and require a reflection wave



$$\begin{cases} V_B^+(0) \leq V_{IH} \\ V_B^+(0) [1 + \Gamma_f] \geq V_{IH} \end{cases} \quad \left. \begin{array}{l} \text{necessary} \\ \text{conditions} \end{array} \right\}$$

$$\begin{cases} \Gamma_B > 0 \\ \Gamma_c > 0 \end{cases}$$

Synchronization Cycles



- D should not change during the setup time and hold time of the clock (CK)
- So we need to find a way of synchronizing the Clock with respect to "D"





if $t_2 - t_1 < t_{su(D)}$
set-up constraint at the receiver is not satisfied

2 ways of solving this issue:

Synchronous cycle:



- All timing parameters are controlled by the source, following the sequence:


- Send information (INF)
- Wait t_A to guarantee t_{SU} $t_A \geq t_{SU} + t_K$
- Send STB command (STB is the clock for destination register)
- Wait t_B to guarantee t_H $t_B \geq t_H + t_K$
- Remove INF and STB



Asynchronous cycle:

- Source must "know" only t_K
 - t_{SU} and t_H are inserted at destination.
- The sequence
- Send information (INF)
 - Wait t_K
 - Send STB command
 - After the STB at destination generate the CK
 - Generate the ACK at destination
 - Wait for confirmation from destination (ACK, arriving after t_C)
 - Remove INF and STB








Total write time }
 Minimum cycle duration } $t_{\text{w}} = t_K + t_{\text{SU}} + t_H + 4 \cdot t_{\text{tx max}}$

Bit synchronization

- Asynchronous Links
- Synchronous links

- Bipolar RZ
- MLT
- Manchester coding
- Bit stuffing
- $xbyb$

Asynchronous Links



- Clock is generated at the receiver at the falling edge of start bit

Synchronous links


- Clock is not generated at the receiver, so we send 2 info:

- data
- clock



NRZ encoding

- NRZ: Not Return to Zero
 - Symbol may end with any state
 - NRZ-L: 1 represented by a H state, 0 → L state
 - NRZ-M: 1 represented by a transition (NRZ-S: 0=trans)



- No transition with fixed sequences

- Bandwidth: 1 transition/bit → $F_{max} = BitRate/2$


27/04/2021 - 50

ElapC8 - 2012 DDC



RZ encoding

- RZ: Return to Zero (unipolar)
 - All symbols start and finish with 0 V (or other fixed state)
 - RZ-M: 1 represented by a pulse H (Mark) (RZ-S: 0 = H)



- No transition for constant sequences (0 per M)
- Bandwidth: 2 transitions/bit → $F_{max} = BitRate$

27/04/2021 - 51

ElapC8 - 2012 DDC



MLT-3 encoding

- MultiLevel Transmission encoding, 3 levels: +, 0, -
 - 0: no change; 1: state change, with the following rules
 - Ternary code



- Bandwidth: $F_{max} = BitRate/4$
- Used for Ethernet 100Base-TX

27/04/2021 - 53

ElapC8 - 2012 DDC



Manchester codes
(Embedded clock encoding)

- Phase modulation (π phase steps; Bi-Phase L)
 - 0: transition L → H
 - 1: transition H → L
- a) Bi-Φ-L: Timing diagram showing a sequence of bits where each bit is represented by two phase steps. Red arrows indicate the transitions between levels.
- One transition/bit (at least) → self synchronizing:
This is because in each bit I have a transition (an edge) and I can synchronize the CK respect to this edge.
- Bandwidth: → $F_{max} = BitRate$

27/04/2021 - 54

ElapC8 - 2012 DDC



4B5B example

- From 4-bit (16) to 5-bit (32)

- Redundancy used for:
 - Transitions insertions
 - DC removal:
It means for example that 1111 is replaced With 111101


- Control characters:
("free" 5-bit codes)
11000: start 1
10001: start 2
0100: halt
...

4B	5B	4B	5B
0000	11110	1000	10010
0001	01001	1001	10011
0010	10100	1010	10110
0011	10101	1011	10111
0100	01010	1100	11010
0101	01011	1101	11011
0110	01110	1110	11100
0111	01111	1111	11101

27/04/2021 - 56


ElapC8 - 2012 DDC

- The new blocks guarantees
 - Presence of transitions
 - DC level = 0 (or almost 0)
 - Reserved codes for commands/controls
- Can be codified in NRZ (better use of bandwidth)
- Better band occupancy (% = increase in bit number)



Data Acquisition System

ADC




1. Protection circuit to limit the Analog signal voltage in the "safe" input range
2. Conditioning amplifier to adapt the input dynamics to the ADC converter dynamics and thus to reduce the SNR associate to the quantization error
3. Antialiasing filter to limit the Analog signal bandwidth and thus to reduce the aliasing error
4. Multiplexing to use the same S/H and ADC blocks for several channels
5. S/H unit to sample at discrete instant of time the Analog signal
6. ADC converter to convert the discrete Analog values in Digital values

Sample / Hold

Two operations required

- Sample: read the analog signal value at a specific time
- Hold: keep that value for some time
- Sample/Hold (or Track/Hold) unit




$$T_s = T_c + T_{acq}$$

$T_s \rightarrow$ Sampling time
 $T_c \rightarrow$ Conversion time of ADC

$T_{acq} \rightarrow$ Acquisition time of data

Quantization

Example of 2-bit quantization



$$A_0 = \frac{S}{2^n} \quad \leftarrow 1 \text{ LSB}$$

$$|E_q| \leq \frac{A_0}{2} = \frac{S}{2^{n+1}} \quad \leftarrow \text{max. quantization error}$$


Signal to quantization Noise Ratio

$$SNR_{dB} = 10 \log_{10} \left(\frac{P_s}{P_N} \right) \quad \begin{matrix} \text{Power of Signal} \\ \text{Power of Noise} \end{matrix}$$

→ > 0

$$P_N = \frac{A_d^2}{12} = \left(\frac{S}{N} \right)^2 \cdot \frac{1}{12} \quad \begin{matrix} \text{By increasing } N, \\ \text{we can reduce } P_N \end{matrix}$$

$$SNR_q = (K + 6N) \text{ dB} \quad \begin{matrix} \text{when } A = S, \text{ where} \end{matrix}$$




$A \rightarrow$ peak-to-peak voltage of the input

$S \rightarrow$ dynamic range of ADC

$N \rightarrow$ # of bits

ex




$$\hookrightarrow SNR_q = 1.76 + 6 = 7.76 \text{ dB}$$

if $A < S$

$$SNR_q = (K + 6N)_{dB} - 20 \log \left(\frac{S}{A} \right)$$

Total SNR_q



at every step we have noise

$$SNR_{tot} = \frac{P_s}{\sum P_{M_i}} \quad \rightarrow \quad SNR_{tot \text{ dB}} = 10 \log_{10} \frac{P_s}{\sum P_{M_i}}$$

$$SNR_{tot} = (G \cdot \underbrace{ENOB + K}_{\text{Effective # of bits due to additional noise at each step}}) \text{ dB}$$


Effective # of bits due to additional noise at each step

$$\hookrightarrow ENOB < N$$

DAC

Input variable (D) is discrete


- The A(D) plot is a sequence of dots
 - With constant Ad the dots are aligned
- # of output voltages $\rightarrow 2^N$



Errors:

- Linear
 - gain E_g
 - offset E_o
- Non-Linear
 - integral NL: E_{NL}
 - differential NL: E_{dNL}
- Dynamic param:
 - settling time: t_s
 - Glitches



Linear errors



$\epsilon_o \rightarrow$ offset error (difference at 0)

$\epsilon_g \rightarrow$ gain error (slope ratio)

Non-linearity errors




$$\epsilon_{dNL} = A_D - A'_D$$

non-monotonicity $\leftarrow \epsilon_{dNL} > 1 \text{ LSB} \rightarrow$ slope inversion


Glitch

- In a transient the output can go to a widely wrong value (typically 0V or full-scale S).

- The spike is called **GLITCH**




- it occurs during the transition from one state to another



example of 1011


Uniform



disadvantage:

N bits $\rightarrow 2^N$ resistors

Weighted



adv: less # of resistors

disadv: different values of resistors


MSB branch errors are differential non-linear error

$$V_{U_{MSB}} = V_R \frac{R_8}{R} = \frac{S}{2}$$

$$I_o = \frac{V_R}{R} + \frac{V_R}{4R} + \frac{V_R}{8R}$$

$$V_o = -I_o \cdot R_f$$


Ladder Network



adv: easily scalable to any N

ADC

Flash



N bits




$2^N - 1$ comparators

1 comparison cycle

Fast \rightarrow all comparators work simul.
 $\hookrightarrow T_c = T_{comp} + T_{enc}$

Complex \rightarrow many compar.


Tracking



$$T_{cmax} = T_{cue} \cdot 2^N$$

tracking mode

→ When the input changes very slowly, the conversion can track it



$$\Delta V_a \ll A_o \rightarrow \frac{dV_a}{dt} \cdot T_{ck} \ll A_o$$


$$\frac{dV_a}{dt} \ll \frac{1}{2^N} f_{ck}$$

$$T_c = T_{ck} \leftarrow \text{in tracking mode}$$

Slow → 2^N comparison cycle

Simple → 1 comparator

Successive Approximation




input A is compared with $S/2$:

$A > S/2 \rightarrow$ compare A with $3S/4$

$A < S/2 \rightarrow$ compare A with $S/4$


...



Simpler → 1 Comparator

Faster → $T_c = N \cdot T_{ck}$ → N comparison cycle

Pipeline



Here each circuit can operate individually without waiting for the output of the prev. one

$t_1 \rightarrow$ Circuit 1 operates

$t_2 \rightarrow$ Circuits 1 and 2 operate simultaneously

$t_3 \rightarrow$ Circuits 1, 2 and 3 operate simultaneously

N comparators

1 Conversion Cycle

Summary

	Complex	Conv time	Latency
Parallel (flash)	2^N	$1 \cdot T_{ck}$	1
Pipeline	N	$1 \cdot T_{ck}$	N
Residue	N	$N \cdot T_{ck}$	N
Successive Approx	1	$N \cdot T_{ck}$	N
Tracking	1	$2^N \cdot T_{ck}$	2^N


Complexity: proportional to the number of comparators.

Conversion time: the maximum number of comparator delay (clock periods) to complete a conversion


Latency: delay to get the ~~result~~ 1st sample

Inverting Amplifier with offset


Positive offset




Negative offset




Noninverting Amplifier with offset






Power Circuits

Zener diode



MOS operating limits




Power limit: $V \cdot I < P_{dmax}$

Voltage: $V < V_{breakdown}$


Current: $I < I_{max}$

Thermal model



Operating Limits


Block diagram of Power Supply Unit




AC-DC conversion


Rectifiers

Half-wave rectifier






Full wave rectifier



Voltage regulators

- ↳ Linear regulators
- ↳ Switching regulators

Linear Regulators \rightarrow zener voltage (parallel)



$$I_{in} = I_z + I_L$$

I_z should be:

- higher than $I_{z_{min}}$
- lower than $I_{z_{max}}$ (or $V_z \cdot I_z < P_{max}$)

efficiency:

$$\eta = \frac{P_{out}}{P_{in}} = \frac{V_{out} \cdot I_L}{V_{in} \cdot I_{in}} = \frac{V_{out}}{V_{in}} \frac{I_{in} - I_z}{I_{in}} = \frac{V_{out}}{V_{in}} \uparrow$$

$I_z \approx 0$



$\eta \approx \frac{V_{out}}{V_{in}} < 1$ ← efficiency

Problem \rightarrow Low efficiency as $V_{out} < V_{in}$ always

↳ high power consumption

↳ Low frequency

Switching regulators



$$V_o = \frac{D \cdot T \cdot V_i}{T} = DV_i$$


↳ we can regulate V_o by modifying the Duty cycle (D)

behaviour of an inductance

$$I_L = \frac{1}{L} \int_{-\infty}^t V_L(t) dt$$


$$\Delta I_L = \frac{V_L \Delta T}{L}$$

if V_L is a square wave,



$$\Delta I_{L1} = \frac{V_{L1}}{L} \Delta T_1 \neq \Delta I_{L2} = \frac{V_{L2}}{L} \Delta T_2$$

we need to make them equal, otherwise I_L diverges over time



Buck
reg.



Switching regulator

Boost
reg.

Buck-boost
reg.

Flyback


Buck regulator



$$V_O = D V_I$$

We can control V_O by controlling D only


During $D\tau$



$$V_L(t) = V_i - V_o$$

$$\Delta I_L = \frac{1}{L} \int_{0 \cdot \tau}^{D \cdot \tau} V_L(t) dt = \frac{1}{L} (V_i - V_o) \cdot T_{on}$$

During $(1-D)\tau$



$$V_L = -V_o$$

$$\Delta I_L = \frac{1}{L} \int_{D \cdot \tau}^{(1-D) \cdot \tau} V_L(t) dt = -\frac{1}{L} V_o \cdot T_{off}$$

abs. value of ΔI_L above and below should be the same


$$\left| \frac{1}{L} (V_i - V_o) D\tau \right| = \left| - \frac{1}{L} V_o \cdot (1-D)\tau \right| \rightarrow V_o = D V_i$$

efficiency:

$$\eta = 1 \quad \leftarrow \text{with ideal switches}$$

$\eta < 1$ (close to 1: 0.8, 0.8), based on the switching freq.


Boost regulator



$$V_{out} > V_{in}$$

$$\frac{V_o}{V_i} = \frac{1}{1-D}$$

SW1 on




$$I_{L1} = \frac{1}{L} \int_0^T V_L dt = \frac{1}{L} V_i \cdot D\tau$$

$$|I_{L1}| = |I_{L2}|$$

$$\left| \frac{1}{L} V_i D\tau \right| = \left| \frac{1}{L} (V_i - V_o)(1-D)\tau \right|$$

$$V_i D = V_o - V_o D - V_i + D V_i \rightarrow$$

SW2 on




$$I_{L2} = \frac{1}{L} \int_{(1-D)\tau}^T V_L dt = \frac{1}{L} (V_i - V_o)(1-D)\tau$$

$$\frac{V_o}{V_i} = \frac{1}{1-D}$$


However, U_i from the rectifier is not constant



So, to regulate U_o , we change the Duty cycle following the variation of U_i



Buck-Boost regulator



• inverts the output voltage

$$V_i > 0 \rightarrow V_o < 0$$

$$\frac{V_o}{V_i} = -\frac{D}{1-D}$$

Flyback Power supply

Provides galvanic isolation

- Is a buck-boost regulator with a transformer instead of the inductance
- Control reaction is also isolated (optical coupling)

