

# Exam 30<sup>th</sup> June 2020

Solution of Quiz and problems

Quiz



Domanda 1

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

The ADC of a data acquisition system provides a  $SNR_q=65.76\text{dB}$ , whereas the total  $SNR$  is degraded of other  $10\text{dB}$  due to the non-idealities of the other blocks. Calculate the  $ENOB$ .

☒ (a)  $ENOB=9$  ✓  
☐ (b)  $ENOB=10$   
☐ (c)  $ENOB>10$   
☐ (d)  $ENOB<9$

Risposta corretta.  
La risposta corretta è:  $ENOB=9$

Commenta o inserisci punteggio a mano

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/06/2020 11:02	Iniziato	Risposta non ancora data	
2	30/06/2020 13:09	Salvato: $ENOB=9$	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

Domanda 2

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

Consider an asynchronous serial protocol. The protocol requires:

☒ (a) one start bit and one stop bit ✓  
☐ (b) only one start bit, a no stop bit  
☐ (c) no start bit and one stop bit  
☐ (d) no start bit and no stop bit

Risposta corretta.  
La risposta corretta è: one start bit and one stop bit

Commenta o inserisci punteggio a mano

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/06/2020 11:02	Iniziato	Risposta non ancora data	
2	30/06/2020 13:09	Salvato: one start bit and one stop bit	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

Domanda 3

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

Consider a  $L \rightarrow H$  transition propagating in a transmission line with characteristic impedance  $Z_0$  and matched termination. The output resistance of the driver is  $R_D=0.5 Z_0$  and  $V_{in}=3.3\text{V}$ . The first incident voltage step is:

☒ (a)  $2.2\text{V}$  ✓  
☐ (b)  $1.5\text{V}$   
☐ (c)  $3.3\text{V}$   
☐ (d)  $1.65\text{V}$

Risposta corretta.  
La risposta corretta è:  $2.2\text{V}$

Commenta o inserisci punteggio a mano

Domanda 4

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

The output voltage of buck regulators is:

☒ (a)  $V_{out}<V_{in}$  ✓  
☐ (b)  $V_{out}>V_{in}$   
☐ (c)  $V_{out}=V_{in}$   
☐ (d)  $V_{out}=2 V_{in}$

Risposta corretta.  
La risposta corretta è:  $V_{out}<V_{in}$

Commenta o inserisci punteggio a mano

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/06/2020 11:02	Iniziato	Risposta non ancora data	
2	30/06/2020 13:09	Salvato: $V_{out}<V_{in}$	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

Domanda 5

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

The conversion time  $T_c$  of a Successive Approximation Converter can be reduced of a factor 2 by:

☒ (a) doubling the CK frequency of the SAR ✓  
☐ (b) doubling the CK period of the SAR  
☐ (c) doubling the number of bit of the SAR  
☐ (d) none of the answers reported here is the correct one

Risposta corretta.  
La risposta corretta è: doubling the CK frequency of the SAR

Commenta o inserisci punteggio a mano

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/06/2020 11:02	Iniziato	Risposta non ancora data	
2	30/06/2020 13:09	Salvato: doubling the CK frequency of the SAR	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

Domanda 6

Risposta corretta

Punteggio ottenuto: 1,0 su 1,0

Modifica domanda

The trend (during the last 40 years) of the number of transistors in microprocessors shows that:

☒ (a) The number of transistors doubles every two years ✓  
☐ (b) The number of transistors is increased of a factor 4 every two years  
☐ (c) It is impossible to find a clear trend  
☐ (d) As consequence of the increased number of transistors, the CK speed has been reduced of a factor 2

Risposta corretta.  
La risposta corretta è: The number of transistors doubles every two years

Commenta o inserisci punteggio a mano

**Domanda 7**Risposta corretta  
Punteggio ottenuto  
1,0 su 1,0🚩  
Modifica  
domanda

A flash memory cell consists in:

- ☒ (a) one FAMOS ✓
- ☐ (b) one MOS and one capacitor Cs
- ☐ (c) one FAMOS and one capacitor Cs
- ☐ (d) one NMOS, one PMOS and two capacitors

Risposta corretta.

La risposta corretta è: one FAMOS

Commenta o inserisci punteggio a mano

## Storico delle risposte

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/05/2020 11:02	Iniziato	Risposta non ancora data	
2	30/05/2020 13:09	Salvato: one FAMOS	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

**Domanda 8**Risposta corretta  
Punteggio ottenuto  
1,0 su 1,0🚩  
Modifica  
domanda

A LUT with four inputs consists in:

- ☒ (a) 16 SRAM cells and one MUX ✓
- ☐ (b) 8 SRAM cells and two MUX
- ☐ (c) 2 DRAM cells and 2 MUX
- ☐ (d) 4 FAMOS

Risposta corretta.

La risposta corretta è: 16 SRAM cells and one MUX

Commenta o inserisci punteggio a mano

## Storico delle risposte

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/05/2020 11:02	Iniziato	Risposta non ancora data	
2	30/05/2020 13:09	Salvato: 16 SRAM cells and one MUX	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

**Domanda 9**Risposta corretta  
Punteggio ottenuto  
1,0 su 1,0🚩  
Modifica  
domandaOne logic gate with output resistance  $R_o$  is driving  $n$  inverters with input capacitance  $C_i \sim 5pF$ . The propagation delay of a  $L \rightarrow H$  transition is:

- ☒ (a)  $4.14 \cdot R_o \cdot C_i$  ✓
- ☐ (b)  $0.69 \cdot R_o \cdot C_i$
- ☐ (c)  $R_o \cdot C_i$
- ☐ (d)  $0.41 \cdot R_o \cdot C_i$

Risposta corretta.

La risposta corretta è:  $4.14 \cdot R_o \cdot C_i$ 

Commenta o inserisci punteggio a mano

## Storico delle risposte

Passo	Data/Ora	Azione	Stato	Punteggio
1	30/05/2020 11:02	Iniziato	Risposta non ancora data	
2	30/05/2020 13:09	Salvato: $4.14 \cdot R_o \cdot C_i$	Risposta salvata	
3	30/06/2020 13:09	Tentativo terminato	Risposta corretta	1,0

**Domanda 10**Risposta corretta  
Punteggio ottenuto  
1,0 su 1,0🚩  
Modifica  
domanda

The maximum speed of a 8 bit DRAM DDR3 module with bus clock at 1000 MHz is:

- ☒ (a) 16 Gbit/s ✓
- ☐ (b) 8 Gbit/s
- ☐ (c) 8 Mbit/s
- ☐ (d) 16 Mbit/s

Risposta corretta.

La risposta corretta è: 16 Gbit/s

Commenta o inserisci punteggio a mano

Problems

# Problem 1

Consider 8 input channels with analog signals with bandwidth up to 30kHz. The input voltage of each channel is in the range between -0.5V and +0.5V. The signals are converted with an A/D conversion system using only one S/H and Successive Approximation ADC with dynamics 0-10V. The S/H acquisition time is 500ns and the MUX introduces a delay of 30ns.

**Request 1:** List the building blocks of the entire acquisition system, describe the role of each block and specify the bandwidth of the anti-aliasing filters.

**Request 2:** Calculate the minimum number of bits of the ADC to have 1LSB of less than 10mV

**Request 3:** Each input signal must be sampled at a frequency of 100kHz. Calculate the CK frequency of the SAR.

## Solution

a) List the building blocks of the entire acquisition system, describe the role of each block and specify the bandwidth of the anti-aliasing filters. Filter bandwidth is 30kHz.

b) Calculate the minimum number of bits of the ADC to have 1LSB of less than 10mV

10 bit implies  $10/(2^{10}) \cdot 1000 = 9.76 \text{ mV} \Rightarrow N=10$

c) Each input signal must be sampled at a frequency of 100kHz. Calculate the CK frequency of the SAR.

Sampling frequency at SH is 800kHz.  $\Rightarrow T_s = 1/(800\text{kHz}) = 1250\text{ns}$ .

$T_s = T_{acq} + T_{mux} + T_c \Rightarrow T_c = 1250 - 500 - 30 = 720\text{ns} = NT_{ck} \Rightarrow T_{ck} = 720/10 = 7.2\text{ns} \Rightarrow f_{ck} = 1/7.2\text{ns} = 13.89\text{MHz}$

# Problem 2

A track on PCB is 30 cm long and connects a driver to several slots (receivers) distributed along the line. The track (without connected load) has characteristic impedance  $Z_{\infty}=65 \Omega$  and the propagation speed is  $0.65c$ . The capacitive load of the receivers increases the capacitance per unit length of the line of a factor of 3.5. The driver voltage supply is  $V_{dd}=3.3V$ . Electrical parameters of the receivers are:  $V_{ih}=2.2V$ ;  $V_{il}=1.4V$ ;  $I_{ih}, I_{il}=100nA$ .

**Request 1:** Calculate the characteristic impedance and the propagation delay  $t_p$  including the effect of the loads.

**Request 2:** Calculate the output resistance of the driver, to drive the receiver in IWS (incident wave switching) mode and noise margin 0.6V

**Request 3:** If the transmission line is terminated with a resistance  $R_T=200 \Omega$ , calculate the voltage at the far-end at  $t=2t_p$  and the voltage at the near end at  $t=3t_p$ .

$$1) Z_{inf}' = 65 / \sqrt{3.5} = 34.75 \text{ ohm}$$
$$t'_p = L/u \quad u' = u / (\sqrt{3.5}) \quad t'_p = L / (0.65c) * \sqrt{3.5} = 2.88 \text{ ns}$$

$$2) V_{dd} * Z_{inf}' / (Z_{inf}' + R_o) = V_{ih} + NM = 2.8 \text{ V} \implies Z_{inf}' * 3.3 / 2.8 - Z_{inf}' = R_o \implies R_o = 6.2 \text{ ohm}$$

$$3) \text{ If } R_t = 200 \text{ ohm} \implies \text{Far end: } \Gamma_T = (R_t - Z_{inf}') / (R_t + Z_{inf}') = 0.7 \quad V_c(t_p) = 2.8 * (1 + 0.7) = 4.76$$
$$\text{Near end: } \Gamma_B = -0.7$$
$$V_b(2t_p) = 2.8 + 2.8 * 0.7 + 2.8 * 0.7 * (-0.7) = 3.39 \text{ V}$$

$$V_c(2t_p) = V_c(t_p) \quad \text{and} \quad V_b(3t_p) = V_b(2t_p)$$

# Problem 3


Consider the sequential circuit shown in the figure and assume that the outputs Q1, Q2 and Q3 are initially all reset to 0 logic state. Consider the capacitor C=0.

The delays for all the components are reported below:

$T_{su} = 3 \text{ ns}$ ,  $T_h = 2 \text{ ns}$  (D-FF and JK FF) ;

$T_{ck \rightarrow Q} = 5 \text{ ns}$  (D-FF and JK FF)

NAND gate and inverters I1 and S1:  $T_{LH} = 3 \text{ ns}$ ,  $T_{HL} = 4 \text{ ns}$ ,



Answer the following questions:

**Request 1:**

- How many CK active edges are needed to switch Q1 to logic state 1?
- Which is the initial state of the output A
- How many CK active edges are necessary to switch the output of S1 to state 1 ?

**Request 2:**

Assuming C=0, calculate the maximum CK frequency.

**Request 3:**

Calculate the propagation delay for a transition LèH of the state at node A. Assume:  $C=5 \text{ pF}$ , the input capacitance of S1 equal to  $C_i=4 \text{ pF}$ ,  $R_{pu}=1 \text{ kohm}$  and the output resistance of I1 equal to  $R_o=100 \text{ ohm}$  (when output of I1 is in low state);



# Problem 3: solutions

1

- How many CK active edges are needed to switch Q1 to logic state 1? **2**
- Which is the initial state of the output A? **high state**
- How many CK active edges are necessary to switch the output of S1 to state 1 ? **first CK edge**

2:

Assuming  $C=0$ , calculate the maximum CK frequency.

$T_{ckmin} = t_{ck\_Q} + t_{dnand} + t_{su} = 12 \text{ ns}$   $f_{ckmax} = 83.3 \text{ MHz}$

3:

$t_{dLH} = 0.69 * (C_i + C) * 1 \text{ kohm} = 6.21 \text{ ns}$

# Problem 4

A DRAM memory has the following characteristics:

- 16 bit address: 12 bits are for row address and 4 bits are for column address.
- words are of 8 bits
- pass transistors with  $C_d=0.5\text{fF}$

1:

Calculate the number of Word lines

$$1. \text{ \#word lines} = \text{ \# of rows} = 2^{12} = 4096$$

2:

Calculate the total number of memory cells

$$2. \text{ \# memory cells} = 2^{12} * 2^4 * 8 = 524288$$

3:

Calculate the capacitance of the bit line  $C_{BL}$

$$3. C_{BL} = 2^{12} * 0.5\text{fF} = 2.05 \text{ pF}$$