


APPLIED ELECTONICS

Part D:

Class exercises 3 with solutions on:


□ Analog-Digital and Digital-Analog conversion systems proprieties



Problem 1 – Assignment A/D conversion


- a) Plot the block diagram of a system for A/D conversion of signals from 4 channels. The input signals have dynamics [1 V 2 V] and bandwidth 0 15 kHz. The system must use one A/D converter (dynamics [0 5 V] and $T_c = 500 \text{ ns}$) and one S/H with acquisition time $T_{acq} = 700 \text{ ns}$.
- b) Determine the maximum and minimum sampling frequency.
- c) Draw the circuit of the conditioning amplifier (if it is necessary) and calculate the value of the resistors of the circuit.
- d) If the input signals are sine waves with dynamics [1 V 2 V], calculate the minimum number of bit to guarantee SNR_q > 35 dB.
- e) If the input sine wave has amplitude V_P variable in the range between 0.5 V and 2.5 V (i.e: $V_{Pmin} = 0.5$ V and $V_{Pmax} = 2.5$ V) and average value equal to 1.5 V, calculate the minimum number of bits of the A/D to guarantee $SNR_q > 35$ dB.






Problem 1 - Assignment

- f) Specify the anti-aliasing filter characteristics to guarantee a signal to noise ratio due to aliasing (SNRa) of minimum 60dB.
- g) Calculate the maximum aperture jitter (T_{jamax}) of the SH to guarantee an error due to jitter of less than 0.1%
- h) Calculate the number of bits to have quantization error equal to aliasing error SNRa = 60 dB.
- i) Calculate from point (h) the total SNR, and the ENOB.




Problem 1a - Solution

Block diagram



- a) The blocks of the data acquisition system are in the order:
- 1. Protection circuit to limit the Analog signal voltage in the "safe" input range
- 2. Conditioning amplifier to adapt the input dynamics to the ADC converter dynamics and thus to reduce the SNR associate to the quantization error
- 3. Antialiasing filter to limit the Analog signal bandwidth and thus to reduce the aliasing error
- 4. Multiplexing to use the same S/H and ADC blocks for several channels
- 5. S/H unit to sample at discrete instant of time the Analog signal
- 6. ADC converter to convert the discrete Analog values in Digital values






Problem 1b - Solution


b) The **minimum sampling frequency** $(f_{s,min})$ is determined by the Nyquist rule:

$$f_{s,min_1channel} = 2 \times 15 \text{ kHz} = 30 \text{ KHz}$$
 $f_{s,min_4channel} = 4 \times 2 \times 15 \text{ kHz} = 4 \times 30 \text{ kHz} = 120 \text{ kHz}$

The **maximum sampling frequency** $(f_{s,max})$ is determined by the inverse of the minimum sampling time $T_{s,min}$:


$$T_{s,min} = T_c + T_{acq} = 500 \text{ ns} + 700 \text{ ns} = 1200 \text{ ns} \implies f_{s,max} = 833 \text{ kHz}$$





Problem 1 Theoretical remind


In presence of Multiplexing the effective sampling rate of the single channel is given by the A/D converter sampling rate divided by the number of channels






Problem 1c - Solution

c) The **conditioning amplifier** must be used because the signal dynamics is [1 V - 2 V] while the A/D dynamics is [0 - 5 V]. So the circuit of the conditioning amplifier must be associated to the following transfer function:



The input signal has to be multiplied by $A_V = 5$ and translated of $V_{off} = -5$ V. This can be realized with the following circuit:


Problem 1 - Solution



In fact for a closed loop Operational Amplifier (OA) the input/output voltage relation is:

from which:

Problem 1 - Solution



In fact for a closed loop Operational Amplifier (OA) the input/output voltage relation is:


$$V_0 = V_i + R_2 I = V_i + R_2 (I_a - I_b) = V_i + R_2 \left(\frac{V_i - V_{ref}}{R_3} + \frac{V_i}{R_1} \right)$$

from which:

$$V_{O} = \left(1 + \frac{R_{2}}{R_{1} \parallel R_{3}}\right) V_{i} - \frac{R_{2}}{R_{3}} V_{ref}$$

If we now choose $V_{ref}=5~V, R_2=R_3=10~k\Omega, R_1=\frac{R_3}{3}=3.3~k\Omega$ it is easy to 22/05/20 Yeşify that $A_V=\left(1+\frac{R_2}{R_1\|R_3}\right)=5~$ and $V_{off}=-\frac{R_2}{R_3}V_{ref}=-5~V$






Problem 1d,e - Solution

d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S. Then the signal to noise ratio of the quantification error is for a sine wave of Vpp = S:

$$SNR_q = 10log_{10} \left(\frac{S^2/8}{A_D^2/12} \right)$$



Problem 1d,e - Solution

d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S. Then the signal to noise ratio of the quantification error is for a sine wave of Vpp = S:


$$SNR_{q} = 10log_{10} \left(\frac{S^{2}/8}{A_{D}^{2}/12} \right) = 10log_{10} \left[\frac{S^{2}}{A_{D}^{2}} \left(\frac{12}{8} \right) \right] = 10log_{10} \left(2^{2N} \right) + 10log_{10} (1.5)$$

$$= (6N + 1.76)dB$$

From the request $SNR_q > 35 \text{ dB}$ thus follows:

$$N > \frac{35-1.76}{6} = 5.54 \implies N_{min} = 6$$

e) In case the amplitude is variable between $V_{p_{i,min}} = \frac{Vpp_{i,min}}{2} = 0.5 \text{ V}$ and 2.5 V and we consider the worst case associated with the minimum dynamics:



Problem 1d,e - Solution

d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S. Then the signal to noise ratio of the quantification error is for a sine wave of Vpp = S:

$$SNR_{q} = 10log_{10} \left(\frac{S^{2}/8}{A_{D}^{2}/12} \right) = 10log_{10} \left[\frac{S^{2}}{A_{D}^{2}} \left(\frac{12}{8} \right) \right] = 10log_{10} \left(2^{2N} \right) + 10log_{10} (1.5)$$

$$= (6N + 1.76)dB$$


From the request $SNR_q > 35 \text{ dB}$ thus follows:

$$N > \frac{35-1.76}{6} = 5.54 \implies N_{min} = 6$$

e) In case the amplitude is variable between $V_{p_{,min}} = \frac{Vpp,min}{2} = 0.5 \text{ V}$ and 2.5 V and we consider the worst case associated with the minimum dynamics:

$$SNR_{q} = 10log_{10} \left(\frac{1}{A_{D}^{2}/12} \frac{Vpp_{min}^{2}}{8} \right) = 10log_{10} \left(\frac{S^{2}/8}{A_{D}^{2}/12} \frac{4V_{Pmin}^{2}}{S^{2}} \right) = (6N + 1.76)dB - 20log_{10} \left(\frac{S}{2V_{Pmin}} \right) = (6N + 1.76)dB - 14dB$$





Problem 1e,h - Solution

From the request $SNR_q > 35 \text{ dB}$ thus follows:

$$N > \frac{35-1.76+14}{6} = 7.87 \implies N_{\min} = 8$$


h) In the hypothesis that $SNR_q = SNR_a = 60 \text{ dB}$ i.e. that the error power due to aliasing P_a is equal to the power error due to quantization P_q and a sine wave signal covering the whole dynamic range:

$$SNR_q = (6N + 1.76)dB = 60 dB$$

From which:

$$N > \frac{60-1.76}{6} = 9.7 \Longrightarrow N_{\min} = 10$$





Problem 1i - Solution


i) Assuming that the only relevant sources of errors are those related to aliasing and quantization:

$$SNR_t = 10log_{10} \left(\frac{P_s}{P_a + P_q} \right) = -10log_{10} \left(\frac{2P_a}{P_s} \right) = 10log_{10} \left(\frac{P_s}{P_a} \right) - 3 dB = 57 dB$$

From which:

ENOB =
$$\frac{\text{SNR}_{\text{t}} - 1.76 \text{ dB}}{6} = 9.21 \ (\cong 10)$$


Equivalent number of bits



Problem 2 – Assignment D/A conversion


Consider a N bit weighted resistor D/A converter. The resistors of the branches have precision equal to ε .

- a) Calculate the error on the output voltage due to the MSB branch and the LSB branch.
- b) Calculate the precision ε to make the error lower than ½ LSB.
- c) Calculate the precision in the case of 4 bits D/A and in the case of 8 bits D/A.




Problem 2 Theoretical remind

Differential nonlinearity errors









Problem 2 Theoretical remind

Differential nonlinearity errors

Errors in weighted network: MSB, MSB-1. Examples







Problem 2 Theoretical remind

Differential nonlinearity errors

Errors in weighted converters. Examples

Error on MSB branch

- actual contribution higher than ideal
- raised upper half of characteristic
- branch error 10%: --> output error 5%

Error on MSB - 1 branch

- actual contribution lower than ideal
- loweredeven quarters (2,4) of characteristic
- branch error 10%: --> output error 2.5%


Error on MSB - 2 branch

– branch error 10%: --> output error 1.25%

— ...

Problem 2a,b - Solution

a), b) In case of a **D/A weighted network converter** as the one sketched here:




Focusing on the MSB branch: $R(1 - \epsilon) < R_{MSB} < R(1 + \epsilon)$.

Then:

$$V_{\rm OMSB} + \Delta V_{\rm MSB} = -\frac{V_{\rm R}}{R(1 \pm \epsilon)} R_{\rm f} = -\frac{V_{\rm R}}{R} R_{\rm f} \left(1 \mp \epsilon + O(\epsilon^2) \right) \cong -\frac{V_{\rm R}}{R} R_{\rm f} (1 \mp \epsilon)$$

From which: $|\Delta V_{MSB}| = \frac{V_R}{R} R_f(\epsilon) \cong \frac{S}{2} \epsilon$. Moreover since 1LSB = $\frac{S}{2^N}$, in order for the condition:

22/05/2024 - 19



Problem 2a,b - Solution

$$|\Delta V_{MSB}| \cong \frac{S}{2} \ \epsilon < \frac{1}{2} LSB = \frac{S}{2 \times 2^N}$$

to be fulfilled we must require that the uncertainty on the value of R satisfy the relation:

$$\varepsilon < \frac{1}{2^{N}} \begin{cases} 4 \ bits \implies 0.06 \\ 8 \ bits \implies 0.004 \end{cases}$$

Focusing on the LSB branch: $2^{N-1}R(1-\epsilon) < R_{LSB} < 2^{N-1}R(1+\epsilon)$.

From which:

$$\begin{split} V_{OLSB} + \Delta V_{LSB} &= -\frac{V_R}{2^{N-1}R(1\pm\epsilon)} R_f = -\frac{V_R}{2^{N-1}R} R_f \left(1\mp\epsilon + O(\epsilon^2)\right) \\ &\cong -\frac{V_R}{2^{N-1}R} R_f (1\mp\epsilon) \end{split}$$


Hence: $|\Delta V_{LSB}| = \frac{V_R}{2^{N-1}R} R_f(\epsilon) \cong \frac{S}{2^N} \epsilon$. Finally the condition:

$$|\Delta V_{LSB}| \cong \frac{S}{2^N} \epsilon < \frac{1}{2} LSB = \frac{S}{2 \times 2^N}$$

is satisfied when:

of the lit does not depend on N.





Problem 2c - Solution

c) Since the largest error is the one associated with the MSB branch if we want a system with a precision higher than $\frac{1}{2}$ LSB we must require:


$$\varepsilon < \frac{1}{2^{N}} \begin{cases} 4 \ bits \implies \varepsilon < 0.06 \\ 8 \ bits \implies \varepsilon < 0.004 \end{cases}$$




Problem 3 – Assignment D/A conversion (NOTE: useful for Lab experiments)

Given the circuit shown in the figure where the CD4029 is a counter with $V_{CC} = 5$ V and OA is an operational amplifier with $V_{CC} = \pm 10$ V, calculate the resistors values to satisfy the following conditions:

- a) Full scale output voltage $V_{fs} = -5V$
- b) Error in the MSB output voltage due to the "equivalent resistance of the switches" less than ½ LSB.





Problem 3a,b - Solution

a) The full scale V_{fs} voltage is the one that corresponds to $D = D_3D_2D_1D_0 = 1111$. Then:

$$V_{fs} = -\frac{V_R}{R} \left(1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right) R_f = -\frac{15}{8} \frac{R_f V_R}{R}$$

If we suppose that $V_R = V_{OH} \cong V_{cc} = 5V$ (typical "new" datasheets values) is the output voltage of the counter when the clock pin Q_i are in the high state, then we get the following relation for the resistors:

$$\frac{R_f}{R} = \frac{8}{15}$$


b) If we suppose that the presence of a switch introduces a resistance R_{ON} in series with R (R_{ON} << R) the equivalent output resistance for the MSB is R_{ON} + R. Then:

$$V_{OMSB} + \Delta V_{MSB} = -\frac{V_{CC}}{R_{ON} + R} R_f = -\frac{V_{CC}}{1 + \frac{R_{ON}}{R}} \left(\frac{R_f}{R}\right) \cong -V_{CC} \left(\frac{R_f}{R}\right) \left(1 - \frac{R_{ON}}{R}\right)$$

From which:

$$|\Delta V_{\text{MSB}}| = \left| V_{\text{CC}} \frac{R_{\text{ON}}}{R} \frac{R_{\text{f}}}{R} \right| = |V_{\text{fs}}| \frac{8}{15} \frac{R_{\text{ON}}}{R}$$





Problem 3 - Solution

The condition $|\Delta V_{MSB}| < \frac{1}{2} LSB$ thus becomes:

$$|\Delta V_{\text{MSB}}| = |V_{\text{fs}}| \frac{8}{15} \frac{R_{\text{ON}}}{R} < \frac{1}{2} \frac{|V_{\text{fs}}|}{2^4} \cong \frac{1}{2} \frac{|V_{\text{fs}}|}{15}$$

Finally:


$$16 R_{ON} < R$$

<u>Example</u>: If we use the relation: $R_{ON}=R_{OH}=\frac{V_{CC}}{|I_{OH}|}-\frac{V_{OH}}{|I_{OH}|}$, and the typical "old" datasheets values: $V_{OH}=4.6~V$, $|I_{OH}|=0.51~mA$, we get: $R_{ON}=784~\Omega$. Thus

$$R > 12.54 \text{ k}\Omega$$

If we use the E12 commercially available value, we might thus chose:

$$R_{MSB}=15~k\Omega;\,R_{MSB-1}=33~k\Omega;\,R_{MSB-2}=56~k\Omega;\,R_{LSB}=120~k\Omega~\text{and}~R_f=8~k\Omega$$




Problem 4 – Assignment A/D conversion

Consider 4 analog signals in the range between 0 and 4 V and maximum frequency 50 kHz. The signals are analog-to-digital converted in a conversion system with one S/H and one A/D. The A/D converter has input dynamics -5 V to +5 V. Answer the following questions:


- a) List in the order from input to the output the blocks of the data acquisition system and specify if a conditioning amplifier is necessary
- b) If a conditioning amplifier is necessary, calculate the expression of the output voltage versus the input voltage.
- c) 1. Choose the sampling frequency of the S/H to sample the channels with an oversampling factor of 3.
- 2. Choose a reasonable value for the conversion time of the ADC and for the acquisition time of the S/H to satisfy point 1.






Problem 4 – Assignment A/D conversion


d) Assuming the A/D is a successive approximation converter with following characteristics: DAC with settling time 80 ns, SAR with $t_{pCK->Q}$ = 10 ns, voltage comparator with negligible delay. Calculate the maximum clock frequency






The blocks of the data acquisition system are in the order:

- 1. Protection circuit to limit the Analog signal voltage in the "safe" input range
- 2. Conditioning amplifier to adapt the input dynamics to the ADC converter dynamics and thus to reduce the SNR associate to the quantization error
- 3. Antialiasing filter to limit the Analog signal bandwidth and thus to reduce the aliasing error
- 4. Multiplexing to use the same S/H and ADC blocks for several channels
- 5. S/H unit to sample at discrete instant of time the Analog signal
- 6. ADC converter to convert the discrete Analog values in Digital values




The **conditioning amplifier** must be used because the signal dynamics is in the range from 0 V to 4 V while the A/D dynamics is from -5 V to 5 V, so the circuit of the conditioning amplifier must be associated to the following transfer function:



The input signal has to be multiplied by $A_{\rm V}$ = 10/4 = 5/2 and translated of $V_{\rm off}$ = - 5 V. This can be realized with a closed loop operational amplifier and a suitable choice of the resistors.





The **minimum sampling frequency** ($f_{s min}$) is determined by the Nyquist rule:

$$f_{s \text{ min.1channel}} = 2 \times 50 \text{ kHz} = 100 \text{ kHz}$$


In case an oversampling factor of 3 is required:

$$f_{s.1channel} = 3 \times 100 \text{ kHz} = 300 \text{ kHz}$$

$$f_{s,4channels} = 4 \times 300 \text{ kHz} = 1.2 \text{ MHz}$$

Since this corresponds to a sampling time $T_s = 1/f_{s,4channels} = 1/(1.2 \text{ MHz}) = 833 \text{ ns}$, reasonable values for the acquisition time T_{acq} and the conversion time T_c are respectively $T_{acq} = 400 \text{ ns}$ and $T_c = 400 \text{ ns}$ such that:

$$T_s > T_c + T_{acq}$$



Between two conversions the time is T_{ck} that coincides with the sampling time and it must be greater than the sum of the propagation from the CK to Q at the output of the SAR ($t_{pCK->Q}$), the time it takes for converting D to V_A ' at the DAC (the settling time, t_{settl}), the time it takes for the comparison at the threshold comparator and the set-up time of the register. Thus, neglecting in this calculation the set-up time of the register and the comparator delay, we get a **maximum sampling frequency**:

$$f_{s \; max} = \frac{1}{T_{s \; min}} = \frac{1}{T_{ck \; min}} = \frac{1}{t_{settl} + t_{pCK->Q}} = \frac{1}{80 \; ns \; + 10 \; ns} = \frac{1}{90 \; ns} = 111 \; MHz$$

