


APPLIED ELECTRONICS

Part D:

Class exercises 3 with solutions on:


☐ **Analog-Digital and Digital-Analog
conversion systems proprieties**



Problem 1 – Assignment


A/D conversion

- Plot the block diagram of a system for A/D conversion of signals from 4 channels. The input signals have dynamics $[1\text{ V} - 2\text{ V}]$ and bandwidth $0 - 15\text{ kHz}$. The system must use one A/D converter (dynamics $[0 - 5\text{ V}]$ and $T_c = 500\text{ ns}$) and one S/H with acquisition time $T_{\text{acq}} = 700\text{ ns}$.
- Determine the maximum and minimum sampling frequency.
- Draw the circuit of the conditioning amplifier (if it is necessary) and calculate the value of the resistors of the circuit.
- If the input signals are sine waves with dynamics $[1\text{ V} - 2\text{ V}]$, calculate the minimum number of bit to guarantee $\text{SNR}_q > 35\text{ dB}$.
- If the input sine wave has amplitude V_p variable in the range between 0.5 V and 2.5 V (i.e: $V_{p\text{min}} = 0.5\text{ V}$ and $V_{p\text{max}} = 2.5\text{ V}$) and average value equal to 1.5 V , calculate the minimum number of bits of the A/D to guarantee $\text{SNR}_q > 35\text{ dB}$.




Problem 1 - Assignment

- f) Specify the anti-aliasing filter characteristics to guarantee a signal to noise ratio due to aliasing (SNR_a) of minimum 60dB.
- g) Calculate the maximum aperture jitter (T_{jamax}) of the SH to guarantee an error due to jitter of less than 0.1%
- h) Calculate the number of bits to have quantization error equal to aliasing error $\text{SNR}_a = 60 \text{ dB}$.
- i) Calculate from point (h) the total SNR_t and the ENOB.




Problem 1a - Solution

Block diagram



a) The blocks of the data acquisition system are in the order:

1. Protection circuit to limit the Analog signal voltage in the "safe" input range
2. Conditioning amplifier to adapt the input dynamics to the ADC converter dynamics and thus to reduce the SNR associate to the quantization error
3. Antialiasing filter to limit the Analog signal bandwidth and thus to reduce the aliasing error
4. Multiplexing to use the same S/H and ADC blocks for several channels
5. S/H unit to sample at discrete instant of time the Analog signal
6. ADC converter to convert the discrete Analog values in Digital values



Problem 1b - Solution

b) The **minimum sampling frequency** ($f_{s,\min}$) is determined by the Nyquist rule:


$$f_{s,\min_1\text{channel}} = 2 \times 15 \text{ kHz} = 30 \text{ kHz}$$


$$f_{s,\min_4\text{channel}} = 4 \times 2 \times 15 \text{ kHz} = 4 \times 30 \text{ kHz} = 120 \text{ kHz}$$

The **maximum sampling frequency** ($f_{s,\max}$) is determined by the inverse of the minimum sampling time $T_{s,\min}$:

$$T_{s,\min} = T_c + T_{\text{acq}} = 500 \text{ ns} + 700 \text{ ns} = 1200 \text{ ns} \Rightarrow f_{s,\max} = 833 \text{ kHz}$$

Block diagram







Problem 1

Theoretical remind


In presence of Multiplexing the effective sampling rate of the single channel is given by the A/D converter sampling rate divided by the number of channels






Problem 1c - Solution


- c) The **conditioning amplifier** must be used because the signal dynamics is $[1\text{ V} - 2\text{ V}]$ while the A/D dynamics is $[0 - 5\text{ V}]$. So the circuit of the conditioning amplifier must be associated to the following transfer function:



The input signal has to be multiplied by $A_V = 5$ and translated of $V_{\text{off}} = -5\text{ V}$. This can be realized with the following circuit:




Problem 1 - Solution




In fact for a closed loop Operational Amplifier (OA) the input/output voltage relation is:

from which:



Problem 1 - Solution



In fact for a closed loop Operational Amplifier (OA) the input/output voltage relation is:


$$V_O = V_i + R_2 I = V_i + R_2 (I_a - I_b) = V_i + R_2 \left(\frac{V_i - V_{\text{ref}}}{R_3} + \frac{V_i}{R_1} \right)$$

from which:

$$V_O = \left(1 + \frac{R_2}{R_1 \parallel R_3} \right) V_i - \frac{R_2}{R_3} V_{\text{ref}}$$

If we now choose $V_{\text{ref}} = 5 \text{ V}$, $R_2 = R_3 = 10 \text{ k}\Omega$, $R_1 = \frac{R_3}{3} = 3.3 \text{ k}\Omega$ it is easy to


verify that $A_V = \left(1 + \frac{R_2}{R_1 \parallel R_3} \right) = 5$ and $V_{\text{off}} = -\frac{R_2}{R_3} V_{\text{ref}} = -5 \text{ V}$



Problem 1d,e - Solution

- d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S . Then the signal to noise ratio of the quantification error is for a sine wave of $V_{pp} = S$:

$$\text{SNR}_q = 10\log_{10} \left(\frac{S^2/8}{A_D^2/12} \right)$$



Problem 1d,e - Solution


- d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S . Then the signal to noise ratio of the quantification error is for a sine wave of $V_{pp} = S$:

$$\begin{aligned} \text{SNR}_q &= 10\log_{10} \left(\frac{S^2/8}{A_D^2/12} \right) = 10\log_{10} \left[\frac{S^2}{A_D^2} \left(\frac{12}{8} \right) \right] = 10\log_{10}(2^{2N}) + 10\log_{10}(1.5) \\ &= (6N + 1.76)\text{dB} \end{aligned}$$

From the request $\text{SNR}_q > 35 \text{ dB}$ thus follows:

$$N > \frac{35 - 1.76}{6} = 5.54 \Rightarrow N_{\min} = 6$$

- e) In case the amplitude is variable between $V_{p, \min} = \frac{V_{pp, \min}}{2} = 0.5 \text{ V}$ and 2.5 V and we consider the worst case associated with the minimum dynamics:



Problem 1d,e - Solution

- d) In presence of the amplifier the input signal is amplified in order to cover the whole A/D dynamic range S . Then the signal to noise ratio of the quantification error is for a sine wave of $V_{pp} = S$:


$$\begin{aligned} \text{SNR}_q &= 10\log_{10} \left(\frac{S^2/8}{A_D^2/12} \right) = 10\log_{10} \left[\frac{S^2}{A_D^2} \left(\frac{12}{8} \right) \right] = 10\log_{10}(2^{2N}) + 10\log_{10}(1.5) \\ &= (6N + 1.76)\text{dB} \end{aligned}$$

From the request $\text{SNR}_q > 35 \text{ dB}$ thus follows:

$$N > \frac{35 - 1.76}{6} = 5.54 \Rightarrow N_{\min} = 6$$

- e) In case the amplitude is variable between $V_{p,\min} = \frac{V_{pp,\min}}{2} = 0.5 \text{ V}$ and 2.5 V and we consider the worst case associated with the minimum dynamics:

$$\begin{aligned} \text{SNR}_q &= 10\log_{10} \left(\frac{1}{A_D^2/12} \frac{V_{pp,\min}^2}{8} \right) = 10\log_{10} \left(\frac{S^2/8}{A_D^2/12} \frac{4V_{P\min}^2}{S^2} \right) = (6N + 1.76)\text{dB} - \\ &\quad - 20\log_{10} \left(\frac{S}{2V_{P\min}} \right) = (6N + 1.76)\text{dB} - 14\text{dB} \end{aligned}$$



Problem 1e,h - Solution

From the request $\text{SNR}_q > 35 \text{ dB}$ thus follows:


$$N > \frac{35 - 1.76 + 14}{6} = 7.87 \Rightarrow N_{\min} = 8$$

h) In the hypothesis that $\text{SNR}_q = \text{SNR}_a = 60 \text{ dB}$ i.e. that the error power due to aliasing P_a is equal to the power error due to quantization P_q and a sine wave signal covering the whole dynamic range:

$$\text{SNR}_q = (6N + 1.76) \text{ dB} = 60 \text{ dB}$$

From which:

$$N > \frac{60 - 1.76}{6} = 9.7 \Rightarrow N_{\min} = 10$$



Problem 1i - Solution


- i) Assuming that the only relevant sources of errors are those related to aliasing and quantization:

$$\text{SNR}_t = 10\log_{10} \left(\frac{P_s}{P_a + P_q} \right) = -10\log_{10} \left(\frac{2P_a}{P_s} \right) = 10\log_{10} \left(\frac{P_s}{P_a} \right) - 3 \text{ dB} = 57 \text{ dB}$$

From which:

$$\text{ENOB} = \frac{\text{SNR}_t - 1.76 \text{ dB}}{6} = 9.21 (\cong 10)$$

**Equivalent
number of bits**




Problem 2 – Assignment

D/A conversion

Consider a N bit weighted resistor D/A converter. The resistors of the branches have precision equal to ε .


- Calculate the error on the output voltage due to the MSB branch and the LSB branch.
- Calculate the precision ε to make the error lower than $\frac{1}{2}$ LSB.
- Calculate the precision in the case of 4 bits D/A and in the case of 8 bits D/A.




Problem 2

Theoretical remind

Differential nonlinearity errors







Problem 2

Theoretical remind

Differential nonlinearity errors

Errors in weighted network: MSB, MSB-1. Examples






Problem 2

Theoretical remind

Differential nonlinearity errors

Errors in weighted converters. Examples


- Error on MSB branch
 - actual contribution higher than ideal
 - raised upper half of characteristic
 - branch error 10%: --> output error 5%
- Error on MSB - 1 branch
 - actual contribution lower than ideal
 - lowered even quarters (2,4) of characteristic
 - branch error 10%: --> output error 2.5%
- Error on MSB - 2 branch
 - branch error 10%: --> output error 1.25%
 - ...



Problem 2a,b - Solution

a), b) In case of a **D/A weighted network converter** as the one sketched here:

Current switches
(both nodes 0 V)




$$V_O = -I_O R_f = -\frac{V_R}{R} \left(D_{N-1} \times 1 + D_{N-2} \times \frac{1}{2} + \dots + D_0 \frac{1}{2^{N-1}} \right) R_f$$

Focusing on the MSB branch: $R(1 - \varepsilon) < R_{\text{MSB}} < R(1 + \varepsilon)$.

Then:

$$V_{\text{OMSB}} + \Delta V_{\text{MSB}} = -\frac{V_R}{R(1 \pm \varepsilon)} R_f = -\frac{V_R}{R} R_f (1 \mp \varepsilon + O(\varepsilon^2)) \cong -\frac{V_R}{R} R_f (1 \mp \varepsilon)$$

From which: $|\Delta V_{\text{MSB}}| = \frac{V_R}{R} R_f (\varepsilon) \cong \frac{S}{2} \varepsilon$. Moreover since $1\text{LSB} = \frac{S}{2^N}$, in order for the condition:



Problem 2a,b - Solution

$$|\Delta V_{\text{MSB}}| \cong \frac{S}{2} \varepsilon < \frac{1}{2} \text{LSB} = \frac{S}{2 \times 2^N}$$

to be fulfilled we must require that the uncertainty on the value of R satisfy the relation:

$$\varepsilon < \frac{1}{2^N} \begin{cases} 4 \text{ bits} \Rightarrow 0.06 \\ 8 \text{ bits} \Rightarrow 0.004 \end{cases}$$

Focusing on the LSB branch: $2^{N-1}R(1 - \varepsilon) < R_{\text{LSB}} < 2^{N-1}R(1 + \varepsilon)$.

From which:

$$\begin{aligned} V_{\text{OLSB}} + \Delta V_{\text{LSB}} &= -\frac{V_R}{2^{N-1}R(1 \pm \varepsilon)} R_f = -\frac{V_R}{2^{N-1}R} R_f (1 \mp \varepsilon + O(\varepsilon^2)) \\ &\cong -\frac{V_R}{2^{N-1}R} R_f (1 \mp \varepsilon) \end{aligned}$$


Hence: $|\Delta V_{\text{LSB}}| = \frac{V_R}{2^{N-1}R} R_f(\varepsilon) \cong \frac{S}{2^N} \varepsilon$. Finally the condition:

$$|\Delta V_{\text{LSB}}| \cong \frac{S}{2^N} \varepsilon < \frac{1}{2} \text{LSB} = \frac{S}{2 \times 2^N}$$

is satisfied when:

$$\varepsilon < 0.5$$


It does not depend on N .



Problem 2c - Solution

- c) Since the largest error is the one associated with the MSB branch if we want a system with a precision higher than $\frac{1}{2}$ LSB we must require:

$$\varepsilon < \frac{1}{2^N} \begin{cases} 4 \text{ bits} \Rightarrow \varepsilon < 0.06 \\ 8 \text{ bits} \Rightarrow \varepsilon < 0.004 \end{cases}$$



Problem 3 – Assignment


D/A conversion


(NOTE: useful for Lab experiments)

Given the circuit shown in the figure where the CD4029 is a counter with $V_{CC} = 5\text{ V}$ and OA is an operational amplifier with $V_{CC} = \pm 10\text{ V}$, calculate the resistors values to satisfy the following conditions:

- Full scale output voltage $V_{fs} = -5\text{ V}$
- Error in the MSB output voltage due to the “equivalent resistance of the switches” less than $\frac{1}{2}$ LSB.

CD4029 output pin





Problem 3a,b - Solution

a) The full scale V_{fs} voltage is the one that corresponds to

$D = D_3D_2D_1D_0 = 1111$. Then:

$$V_{fs} = -\frac{V_R}{R} \left(1 + \frac{1}{2} + \frac{1}{4} + \frac{1}{8} \right) R_f = -\frac{15}{8} \frac{R_f V_R}{R}$$

If we suppose that $V_R = V_{OH} \cong V_{CC} = 5V$ (typical "new" datasheets values) is the output voltage of the counter when the clock pin Q_i are in the high state, then we get the following relation for the resistors:


$$\frac{R_f}{R} = \frac{8}{15}$$

b) If we suppose that the presence of a switch introduces a resistance R_{ON} in series with R ($R_{ON} \ll R$) the equivalent output resistance for the MSB is $R_{ON} + R$. Then:

$$V_{OMSB} + \Delta V_{MSB} = -\frac{V_{CC}}{R_{ON} + R} R_f = -\frac{V_{CC}}{1 + \frac{R_{ON}}{R}} \left(\frac{R_f}{R} \right) \cong -V_{CC} \left(\frac{R_f}{R} \right) \left(1 - \frac{R_{ON}}{R} \right)$$

From which:

$$|\Delta V_{MSB}| = \left| V_{CC} \frac{R_{ON}}{R} \frac{R_f}{R} \right| = |V_{fs}| \frac{8}{15} \frac{R_{ON}}{R}$$



Problem 3 - Solution

The condition $|\Delta V_{\text{MSB}}| < \frac{1}{2} \text{LSB}$ thus becomes:

$$|\Delta V_{\text{MSB}}| = |V_{\text{fs}}| \frac{8}{15} \frac{R_{\text{ON}}}{R} < \frac{1}{2} \frac{|V_{\text{fs}}|}{2^4} \cong \frac{1}{2} \frac{|V_{\text{fs}}|}{15}$$

Finally:

$$16 R_{\text{ON}} < R$$


Example: If we use the relation: $R_{\text{ON}} = R_{\text{OH}} = \frac{V_{\text{CC}}}{|I_{\text{OH}}|} - \frac{V_{\text{OH}}}{|I_{\text{OH}}|}$, and the typical "old" datasheets values: $V_{\text{OH}} = 4.6 \text{ V}$, $|I_{\text{OH}}| = 0.51 \text{ mA}$, we get: $R_{\text{ON}} = 784 \Omega$.

Thus

$$R > 12.54 \text{ k}\Omega$$

If we use the E12 commercially available value, we might thus chose:

$$R_{\text{MSB}} = 15 \text{ k}\Omega; R_{\text{MSB}-1} = 33 \text{ k}\Omega; R_{\text{MSB}-2} = 56 \text{ k}\Omega; R_{\text{LSB}} = 120 \text{ k}\Omega \text{ and } R_{\text{f}} = 8 \text{ k}\Omega$$




Problem 4 – Assignment

A/D conversion


Consider 4 analog signals in the range between 0 and 4 V and maximum frequency 50 kHz. The signals are analog-to-digital converted in a conversion system with one S/H and one A/D. The A/D converter has input dynamics -5 V to +5 V. Answer the following questions:

- List in the order from input to the output the blocks of the data acquisition system and specify if a conditioning amplifier is necessary
- If a conditioning amplifier is necessary, calculate the expression of the output voltage versus the input voltage.
- Choose the sampling frequency of the S/H to sample the channels with an oversampling factor of 3.
 - Choose a reasonable value for the conversion time of the ADC and for the acquisition time of the S/H to satisfy point 1.




Problem 4 – Assignment A/D conversion

d) Assuming the A/D is a successive approximation converter with following characteristics: DAC with settling time 80 ns, SAR with $t_{pCK \rightarrow Q} = 10$ ns, voltage comparator with negligible delay. Calculate the maximum clock frequency




Solution 1

Block diagram




The blocks of the data acquisition system are in the order:

1. Protection circuit to limit the Analog signal voltage in the "safe" input range
2. Conditioning amplifier to adapt the input dynamics to the ADC converter dynamics and thus to reduce the SNR associate to the quantization error
3. Antialiasing filter to limit the Analog signal bandwidth and thus to reduce the aliasing error
4. Multiplexing to use the same S/H and ADC blocks for several channels
5. S/H unit to sample at discrete instant of time the Analog signal
6. ADC converter to convert the discrete Analog values in Digital values




Solution 2

The **conditioning amplifier** must be used because the signal dynamics is in the range from 0 V to 4 V while the A/D dynamics is from -5 V to 5 V, so the circuit of the conditioning amplifier must be associated to the following transfer function:



The input signal has to be multiplied by $A_V = 10/4 = 5/2$ and translated of $V_{\text{off}} = -5$ V. This can be realized with a closed loop operational amplifier and a suitable choice of the resistors.



Solution 3

The **minimum sampling frequency** ($f_{s \min}$) is determined by the Nyquist rule:

$$f_{s \min, 1 \text{ channel}} = 2 \times 50 \text{ kHz} = 100 \text{ kHz}$$


In case an oversampling factor of 3 is required:

$$f_{s, 1 \text{ channel}} = 3 \times 100 \text{ kHz} = 300 \text{ kHz}$$

$$f_{s, 4 \text{ channels}} = 4 \times 300 \text{ kHz} = 1.2 \text{ MHz}$$

Since this corresponds to a sampling time $T_s = 1/f_{s, 4 \text{ channels}} = 1/(1.2 \text{ MHz}) = 833 \text{ ns}$, reasonable values for the acquisition time T_{acq} and the conversion time T_c are respectively $T_{\text{acq}} = 400 \text{ ns}$ and $T_c = 400 \text{ ns}$ such that:

$$T_s > T_c + T_{\text{acq}}$$



Solution 4

Between two conversions the time is T_{ck} that coincides with the sampling time and it must be greater than the sum of the propagation from the CK to Q at the output of the SAR ($t_{pCK \rightarrow Q}$), the time it takes for converting D to V_A' at the DAC (the settling time, t_{settl}), the time it takes for the comparison at the threshold comparator and the set-up time of the register. Thus, neglecting in this calculation the set-up time of the register and the comparator delay, we get a **maximum sampling frequency**:

$$f_{s \max} = \frac{1}{T_{s \min}} = \frac{1}{T_{ck \min}} = \frac{1}{t_{settl} + t_{pCK \rightarrow Q}} = \frac{1}{80 \text{ ns} + 10 \text{ ns}} = \frac{1}{90 \text{ ns}} = 111 \text{ MHz}$$

