

# PSoC® 4100S and PSoC 4100S Plus

# PSoC 4 Architecture Technical Reference Manual (TRM)

Document No. 002-10621 Rev. \*G
October 26, 2017



#### Copyrights

© Cypress Semiconductor Corporation, 2016-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO. THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PUR-POSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities. including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

# **Content Overview**



Section A:	Overview	17
1.	Introduction	19
2.	Getting Started	25
3.	Document Construction	27
Section B:	CPU System	31
4.	Cortex-M0+ CPU	33
5.	DMA Controller Modes	39
6.	Interrupts	53
Section C:	System Resources Subsystem (SRSS)	63
7.	I/O System	65
8.	Clocking System	85
9.	Power Supply and Monitoring	95
10.	Chip Operational Modes	99
11.	Power Modes	101
12.	Watchdog Timer	105
13.	Reset System	111
14.	Device Security	113
Section D:	Digital System	115
15.	Serial Communications Block (SCB)	117
16.	Controller Area Network (CAN)	159
17.	Timer, Counter, and PWM	177
Section E:	Analog System	203
18.	SAR ADC	205
19.	Low-Power Comparator	233
20.	LCD Direct Drive	239
21.	Continuous Time Block mini (CTBm)	251
22.	CapSense	261
23.	Temperature Sensor	283
Section F:	Program and Debug	287
24.	Program and Debug Interface	289
25.	Nonvolatile Memory Programming	297



Glossary	311
Index	327

# Contents



A: Ove	erview	17
Introd	luction	19
1.1	Top Level Architecture	19
	•	
	•	
1.4		
	1.4.1 Flash	
	1.4.2 SRAM	21
1.5		
	<del>-</del> •	
	1.5.3 GPIO	
	1.5.4 Watchdog Timers	22
1.6	Fixed-Function Digital	22
	1.6.1 Timer/Counter/PWM Block	22
	1.6.2 Serial Communication Blocks	22
	1.6.3 Controller Area Network (CAN)	22
1.7	Analog System	22
	1.7.1 SAR ADC	22
1.8		
-		
1.10	Device Feature Summary	23
Gettir	ng Started	25
2.1	Support	25
2.2	• •	
2.3	·	
2.4	Application Notes	
Docu	ment Construction	27
3.1	Major Sections	
3.2	Documentation Conventions	27
	3.2.1 Register Conventions	
	3.2.2 Numeric Naming	27
	3.2.3 Units of Measure	28
	1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 1.9 1.10 Gettir 2.1 2.2 2.3 2.4 Documents	1.2       Features         1.3       CPU System         1.3.1       Processor         1.3.2       Interrupt Controller         1.3.3       Direct Memory Access         1.4       Memory         1.4.1       Flash         1.4.2       SRAM         1.5       System-Wide Resources         1.5.1       Clocking System         1.5.2       Power System         1.5.3       GPIO         1.5.4       Watchdog Timers         1.6       Fixed-Function Digital         1.6.1       Timer/Counter/PWM Block         1.6.2       Serial Communication Blocks         1.6.3       Controller Area Network (CAN)         1.7       Analog System         1.7.1       SAR ADC         1.7.2       Continuous Time Block mini         1.7.3       Low-Power Comparators         1.8       Special Function Peripherals         1.8.1       LCD Segment Drive         1.8.2       CapSense         1.8.2.1       IDACs and Comparator         1.9       Program and Debug         1.10       Device Feature Summary         Getting Started         2.1       Support<



		3.2.4 Ac	ronyms	28
Section	B: CP	U System		31
4.	Corte	x-M0+ CPU		33
	4.1	Features		33
	4.2		m	
	4.3	How It Works	)	34
	4.4	Address Map		34
	4.5			
	4.6		odes	
	4.7		et	
			dress Alignment	
	4.0		emory Endianness	
	4.8	•	ſ	
	4.9	ŭ		
5.		Controller I		39
	5.1		m Description	
			gger Sources and Multiplexing	
		5.1.1.	00 1	
		5.1.1. 5.1.2 Pe	5 55	
			nding Triggerstput Triggers	
			nannel Prioritization	
		-	ita Transfer Engine	
	5.2		Turiolor Engine	
	0.2		dress Configuration	
			ansfer Size	
			escriptor Chaining	
		5.2.4 Tra	ansfer Mode	
		5.2.4.	<b>5 55 1 7</b>	
		5.2.4.		
		5.2.4.	,	
	5.3		d Timing	
	5.4			
	5.5	Register List.		
6.	Interi	=		53
	6.1			
	6.2			
	6.3		d Exceptions - Operation	
			errupt/Exception Handling	
			vel and Pulse Interrupts	
	6.4		ception Vector Tableurces	
	0.4		eset Exception	
			on-Maskable Interrupt (NMI) Exception	
			irdFault Exception	
			pervisor Call (SVCall) Exception	
			ndSV Exception	
			sTick Exception	
	6.5	,	rces	
	6.6	Exception Pr	ority	58



	6.7 6.8	Enabling and Disabling Interrupts	
	0.0	Exception States	
	6.9	Stack Usage for Exceptions	
	6.10	Interrupts and Low-Power Modes	
	6.11	Exceptions – Initialization and Configuration	
	6.12	Registers	
	6.13	Associated Documents	
Section	C: Sys	stem Resources Subsystem (SRSS)	63
7.	I/O Sy	ystem	65
	7.1	Features	
	7.2	GPIO Interface Overview	
	7.3	I/O Cell Architecture	
		7.3.1 Digital Input Buffer	
		7.3.2 Digital Output Driver	
		7.3.2.1 Drive Modes	
	7.4	7.3.2.2 Slew Rate Control	
	7.4 7.5	High-Speed I/O Matrix Smart I/O	
	7.5	7.5.1 Overview	
		7.5.2 Block Components	
		7.5.2.1 Clock and Reset	
		7.5.2.2 Synchronizer	
		7.5.2.3 LUT3	
		7.5.2.4 Data Unit	
		7.5.3 Routing	
		7.5.4 Operation	79
	7.6	I/O State on Power Up	
	7.7	Behavior in Low-Power Modes	
	7.8	Interrupt	
	7.9	Peripheral Connections	
		7.9.1 Firmware Controlled GPIO	
		7.9.2 Analog I/O	
		7.9.3 LCD Drive	
		7.9.4 CapSense	
		7.9.6 Timer, Counter, and Pulse Width Modulator (TCPWM) Block	
	7.10	Registers	
8.	Clock	ing System	85
	8.1	Block Diagram	85
	8.2	Clock Sources	
		8.2.1 Internal Main Oscillator	86
		8.2.1.1 Startup Behavior	86
		8.2.1.2 Programming Clock (36-MHz)	
		8.2.2 Internal Low-speed Oscillator	
		8.2.3 External Clock (EXTCLK)	
		8.2.4 External Crystal Oscillator (ECO)	
		8.2.4.1 ECO Trimming	
		8.2.5 PLL	
	0.0	8.2.6 Watch Crystal Oscillator (WCO)	
	8.3	CIOCK DISHIDUHOH	ద9



		8.3.1 HFCLK and PLL Input Selection	
		8.3.2 HFCLK Input Selection	
		8.3.3 LFCLK Input Selection	
		8.3.4 SYSCLK Prescaler Configuration	
		8.3.5 Peripheral Clock Divider Configuration	
	8.4	Low-Power Mode Operation	
	8.5	Register List	93
9.		r Supply and Monitoring	95
	9.1	Block Diagram	
	9.2	Power Supply Scenarios	
		9.2.1 Single 1.8 V to 5.5 V Unregulated Supply	
	0.0	9.2.2 Direct 1.71 V to 1.89 V Regulated Supply	
	9.3	How It Works	
		9.3.1 Regulator Summary	
		9.3.1.1 Active Digital Regulator	
	0.4	9.3.1.2 Deep-Sleep Regulator	
	9.4	Voltage Monitoring	
		9.4.1 Power-On-Reset (POR)	
	9.5	Register List	
		· ·	
10.	Chip	Operational Modes	99
	10.1	Boot	99
	10.2	User	99
	10.3	Privileged	99
	10.4	Debug	99
11.	Powe	r Modes	101
	11.1	Active Mode	102
	11.2	Sleep Mode	
	11.3	Deep-Sleep Mode	
		Power Mode Summary	
		Low-Power Mode Entry and Exit	
		Register List	
40		C	
12.		hdog Timer	105
		Features	
		Block Diagram	
	12.3	How It Works	
		12.3.1 Enabling and Disabling WDT	
		12.3.2 WDT Interrupts and Low-Power Modes	
	40.4	12.3.3 WDT Reset Mode	
	12.4	Additional Timers	
		12.4.1 WDT0 and WDT1	
		12.4.2 WDT2	
	12.5	Register List	
		G .	
13.	Reset	t System	111
		D 10	
	13.1	Reset Sources	
	13.1	13.1.1 Power-on Reset	111
	13.1		111 111



		13.1.4 Software Initiated Reset	11 <sup>.</sup>
		13.1.5 External Reset	112
		13.1.6 Protection Fault Reset	
	13.2	Identifying Reset Sources	
	13.3	Register List	112
14.	Devic	ce Security	113
		Features	
	14.2	How It Works	11;
		14.2.1 Device Security	
		14.2.2 Flash Security	114
Section	D: Dig	gital System	119
15.	Seria	l Communications Block (SCB)	117
		Features	
	15.2	Serial Peripheral Interface (SPI)	117
		15.2.1 Features	117
		15.2.2 General Description	
		15.2.3 SPI Modes of Operation	
		15.2.3.1 Motorola SPI	
		15.2.3.2 Texas Instruments SPI	
		15.2.3.3 National Semiconductors SPI	
		15.2.4 Using SPI Master to Clock Slave	
		15.2.5 Easy SPI Protocol	
		15.2.5.1 EZ Address Write	
		15.2.5.2 Memory Array Write	
		15.2.5.3 Memory Array Read	
		15.2.5.4 Configuring SCB for EZSPI Mode	
		15.2.6 SPI Registers	
		15.2.7 SPI Interrupts	
		15.2.8 Enabling and Initializing SPI	
		15.2.9 Internally and Externally Clocked SPI Operations	
		15.2.9.1 Non-EZ Mode of Operation	
	45.0	15.2.9.2 EZ Mode of Operation	
	15.3	UART	
		15.3.1 Features	
		15.3.2 General Description	
		15.3.3.1 Standard Protocol	
		15.3.3.2 SmartCard (ISO7816)	
		15.3.3.3 IrDA	
		15.3.4 UART Registers	
		15.3.5 UART Interrupts	
		15.3.6 Enabling and Initializing UART	
	15 4	Inter Integrated Circuit (I2C)	
	10.4	15.4.1 Features	
		15.4.2 General Description	
		15.4.3 Terms and Definitions	
		15.4.3.1 Clock Stretching	
		15.4.3.2 Bus Arbitration	
		15.4.4 I2C Modes of Operation	
		15.4.4.1 Write Transfer	
		15.4.4.2 Read Transfer	



	15.4.5 Easy I2C (EZI2C) Protocol	144
	15.4.5.1 Memory Array Write	144
	15.4.5.2 Memory Array Read	144
	15.4.6 I2C Registers	
	15.4.7 I2C Interrupts	
	15.4.8 Enabling and Initializing the I2C	
	15.4.8.1 Configuring for I2C Standard (Non-EZ) Mode	
	15.4.8.2 Configuring for EZI2C Mode	147
	15.4.9 Internal and External Clock Operation in I2C	147
	15.4.9.1 I2C Non-EZ Mode of Operation	148
	15.4.9.2 I2C EZ Operation Mode	148
	15.4.10 Wake up from Sleep	149
	15.4.11 Master Mode Transfer Examples	150
	15.4.11.1 Master Transmit	150
	15.4.11.2 Master Receive	151
	15.4.12 Slave Mode Transfer Examples	152
	15.4.12.1 Slave Transmit	152
	15.4.12.2 Slave Receive	
	15.4.13 EZ Slave Mode Transfer Example	154
	15.4.13.1 EZ Slave Transmit	154
	15.4.13.2 EZ Slave Receive	
	15.4.14 Multi-Master Mode Transfer Example	
	15.4.14.1 Multi-Master - Slave Not Enabled	
	15.4.14.2 Multi-Master - Slave Enabled	157
16. Contr	roller Area Network (CAN)	159
	Features	159
16.2		
10.2	DIOCK DIAGRAM	
_	3	
16.3	CAN Message Frames	160
_	CAN Message Frames	160 160
_	CAN Message Frames	160 161
_	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame	160 160 161
_	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame	
_	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame	
_	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.1.2 Extended Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example  16.5.3 DeviceNet Filtering	
16.3	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example  16.5.3 DeviceNet Filtering  16.5.4 Filtering of Extended Data Frames  16.5.5 Receiver Message Buffer Linking  Remote Frames	160         161         161         162         163         163         164         164         165         166         167         168
16.3 16.4 16.5	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example  16.5.3 DeviceNet Filtering  16.5.4 Filtering of Extended Data Frames  16.5.5 Receiver Message Buffer Linking	160         161         161         162         163         163         164         164         165         166         167         168
16.3 16.4 16.5	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Extended Data Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example  16.5.3 DeviceNet Filtering  16.5.4 Filtering of Extended Data Frames  16.5.5 Receiver Message Buffer Linking  Remote Frames	160         161         161         162         163         163         163         164         164         165         166         167         168         168
16.3 16.4 16.5	CAN Message Frames  16.3.1 Data Frames  16.3.1.1 Standard Data Frame  16.3.2 Remote Frame  16.3.3 Error Frame  16.3.4 Overload Frame  Transmitting Messages in CAN  16.4.1 Message Arbitration  16.4.2 Message Transmit Process  16.4.3 Message Abort  16.4.4 Single Shot Transmission  16.4.5 Transmitting Extended Data Frames  Receiving Messages in CAN  16.5.1 Message Receive Process  16.5.2 Acceptance Filter  16.5.2.1 Example  16.5.3 DeviceNet Filtering  16.5.4 Filtering of Extended Data Frames  16.5.5 Receiver Message Buffer Linking  Remote Frames  16.6.1 Transmitting a Remote Frame by the Requesting Node	160         161         161         162         162         163         163         163         164         164         165         166         167         168         168         169



	16.7		CAN	
			N Timer	
	16.8		ration	
		16.8.1 Allowa	able Bit Rates and System Clock (SYSCLK)	169
		16.8.2 Setting	g Bit Rate TSEG1 and TSEG2	170
		16.8.2.1	Example	171
	16.9	Errors and Interr	upts in CAN	172
		16.9.1 Types	of Errors	172
		16.9.1.1	BIT Error	172
		16.9.1.2	FORM Error	172
		16.9.1.3	ACKNOWLEDGE Error	172
		16.9.1.4	CRC Error	172
		16.9.1.5	STUFF Error	172
		16.9.2 Error	Capture Register	172
			States in CAN	
			upt Sources in CAN	
		16.9.4.1	Core Interrupts from CAN	
		16.9.4.2	Interrupt Routing with TT_ENABLE = 1	
	16 10		s in CAN	
	10.10		Stop Mode	
			Only Mode	
			pack Test Mode	
		16.10.3.1		
		16.10.3.1		
		10.10.3.2	Internal Loopback Mode	173
17.	Timer	, Counter, and	PWM	177
	17.1	Features		177
	17.2			
	17.2		ing and Disabling Counter in TCPWM Block	
			ing	
			s Based on Trigger Inputs	
			it Signals	
		17.2.4 Odipu	Signals upon Trigger Conditions	
		17.2.4.1	Interrupts	
		17.2.4.2	Outputs	
			r Modes	
	17.3			
	17.3		tion	
			Mode	
		17.3.1.1	Block Diagram	
		17.3.1.2	How It Works	
		17.3.1.3	Configuring Counter for Timer Mode	
		•	re Mode	
		17.3.2.1	Block Diagram	
		17.3.2.2	How it Works	
		17.3.2.3	Configuring Counter for Capture Mode	
		17.3.3 Quadi	rature Decoder Mode	
		17.3.3.1	Block Diagram	
		17.3.3.2	How It Works	
		17.3.3.3	Configuring Counter for Quadrature Mode	193
		17.3.4 Pulse	Width Modulation Mode	194
		17.3.4.1	Block Diagram	194
		17.3.4.2	How It Works	
		17.3.4.3	Other Configurations	



		17.3.4.4	Kill Feature	196
		17.3.4.5	Configuring Counter for PWM Mode	
	17.3.5		idth Modulation with Dead Time Mode	
	17.0.0	17.3.5.1	Block Diagram	
		17.3.5.2	How It Works	
		17.3.5.3	Configuring Counter for PWM with Dead Time Mode	
	17.3.6		idth Modulation Pseudo-Random Mode	
	17.0.0	17.3.6.1	Block Diagram	
		17.3.6.2	How It Works	
		17.3.6.3	Configuring Counter for Pseudo-Random PWM Mode	
17	4 TCPW		Comiganing Counter for a coude Naridon 1 777 Monte	
Section E: A		•		203
18. SAI				205
18	1 Featur	-ec		205
18				
18				
10	.5 110W ft 18.3.1		C Core	
	10.5.1	18.3.1.1	Single-ended and Differential Mode	
		18.3.1.2	Input Range	
		18.3.1.3	Result Data Format	
		18.3.1.4	Negative Input Selection	
		18.3.1.5	Resolution	
		18.3.1.6	Acquisition Time	
		18.3.1.7	SAR ADC Clock	
		18.3.1.8	SAR ADC Timing	
	18.3.2		X	
		18.3.2.1	Analog Routing	
		18.3.2.2	Analog Interconnection	
	18.3.3	SARREF		
		18.3.3.1	Reference Options	
		18.3.3.2	Bypass Capacitors	217
		18.3.3.3	Input Range versus Reference	218
	18.3.4	SARSEC	2	218
		18.3.4.1	Averaging	219
		18.3.4.2	Range Detection	219
		18.3.4.3	Double Buffer	220
		18.3.4.4	Injection Channel	
	18.3.5	Interrupt		221
		18.3.5.1	End-of-Scan Interrupt (EOS_INTR)	
		18.3.5.2	Overflow Interrupt	
		18.3.5.3	Collision Interrupt	
		18.3.5.4	Injection End-of-Conversion Interrupt (INJ_EOC_INTR)	
		18.3.5.5	Range Detection Interrupts	
		18.3.5.6	Saturate Detection Interrupts	
		18.3.5.7	Interrupt Cause Overview	
	18.3.6		interrupt Gause Overview	
	10.5.0	18.3.6.1	External Trigger Configuration	
	18.3.7		C Status	
	18.3.8		ver Mode	
	18.3.9	•	Operation	
		18.3.9.1	SARMUX Analog Routing	
		18.3.9.2	Global SARSEQ Configuration	227

12



		18.3.9.3	Channel Configurations	227
		18.3.9.4	Channel Enables	
		18.3.9.5	Interrupt Masks	228
		18.3.9.6	Trigger	228
		18.3.9.7	Retrieve Data after Each Interrupt	
		18.3.9.8	Injection Conversions	229
			rature Sensor Configuration	
	18.4	Registers		231
19.	Low-F	Power Compara	tor	233
	19.1	Features		233
	19.2			
	19.3	•		
		19.3.1 Input C	onfiguration	234
		19.3.2 Output	and Interrupt Configuration	235
		19.3.3 Power	Mode and Speed Configuration	236
		19.3.4 Hystere	esis	236
		19.3.5 Wakeu	p from Low-Power Modes	237
		19.3.6 Compa	rator Clock	237
			Trim	
	19.4	Register Summar	y	238
20.	LCD [	Direct Drive		239
	20.1	Features		239
	20.2		ve Overview	
		•	1odes	
		20.2.1.1	PWM Drive	240
		20.2.1.2	Digital Correlation	245
		20.2.2 Recom	mended Usage of Drive Modes	248
		20.2.3 Digital	Contrast Control	248
	20.3	Block Diagram		249
		20.3.1 How it	Works	249
		20.3.2 High-S	peed and Low-Speed Master Generators	249
		· ·	exer and LCD Pin Logic	
			Data Registers	
	20.4	Register List		250
21.	Conti		ock mini (CTBm)	251
	21.1			
	21.2	•		
	21.3			
			Mode Configuration	
			Strength Configuration	
			nsation	
			Control	
		21.3.4.1	Input Configuration	
		21.3.4.2	Output Configuration	
		21.3.4.3	Comparator Mode	
		21.3.4.4	Comparator Configuration	
		21.3.4.5	Comparator Interrupt	
	04.4	21.3.4.6 Register Summar	Deep-Sleep Mode Operation	258 260
	Z 1.4	Redister Summar	V	/nl



22	. CapS	ense		261
	22.1	Features		261
	22.2	Block Diagram		262
	22.3	How It Works		265
		22.3.1 GPIO Cell		265
		22.3.1.1 Sensing Self	f-Capacitance	265
		22.3.1.2 Driving and	Sensing Mutual-capacitance	266
		22.3.1.3 Driving Shie	ld Signal	267
			External Capacitors	
				269
			a Modulator	
			arator	
				270
			Generator	
		•	ation block	
		22.3.4.2 Initialization		272
		22.3.5 Digital Sequencer		273
		22.3.5.1 CSD Sequer	ncer	273
		22.3.5.2 ADC Sequer	ncer	276
		22.3.6 Clock Generation		279
		22.3.6.1 Direct Clock		279
		22.3.6.2 Direct Clock	with PWM	280
		22.3.6.3 Spread Spec	ctrum Clock	280
	22.4			
	22.5	Register List		281
23	. Temp	erature Sensor		283
	23.1			
	23.2			
	23.3		on	
	23.4	•		
	23.5	Registers		285
Section	F: Pro	gram and Debug		287
24	. Progr	am and Debug Interface		289
	24.1	Features		289
	24.2	Functional Description		289
	24.3	Serial Wire Debug (SWD) Interfa	ıce	290
		24.3.1 SWD Timing Details		291
		24.3.2 ACK Details		291
		04.0.0 T		004
		24.3.3 Turnaround (Trn) Perio	od Details	291
	24.4		od Details Port (DAP)	
	24.4	Cortex-M0+ Debug and Access F	Port (DAP)	292
	24.4	Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi	Port (DAP)sters	292 292
	24.4 24.5	Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi 24.4.2 Access Port (AP) Reg	Port (DAP)	292 292 292
		Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi 24.4.2 Access Port (AP) Reg Programming the PSoC 4 Device	Port (DAP) sters isters	292 292 292 293
		Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi 24.4.2 Access Port (AP) Reg Programming the PSoC 4 Device 24.5.1 SWD Port Acquisition	Port (DAP)sterssters	
		Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi 24.4.2 Access Port (AP) Reg Programming the PSoC 4 Device 24.5.1 SWD Port Acquisition 24.5.1.1 Primary and	Port (DAP) sters isters	
		Cortex-M0+ Debug and Access F 24.4.1 Debug Port (DP) Regi 24.4.2 Access Port (AP) Reg Programming the PSoC 4 Device 24.5.1 SWD Port Acquisition 24.5.1.1 Primary and 24.5.1.2 SWD Port A	Port (DAP)sterssterss	

14



24.6	PSoC 4 SWD Debug Interface	294
	24.6.1 Debug Control and Configuration Registers	294
	24.6.2 Breakpoint Unit (BPU)	294
	24.6.3 Data Watchpoint (DWT)	294
	24.6.4 Debugging the PSoC 4 Device	294
24.7	Registers	295
25. Non	olatile Memory Programming	297
25.1	Features	297
25.2		
25.3	·	
25.4		
	25.4.1 Performing a System Call	
25.5	· ·	
	25.5.1 Silicon ID	299
	25.5.2 Configure Clock	300
	25.5.3 Load Flash Bytes	300
	25.5.4 Write Row	301
	25.5.5 Program Row	302
	25.5.6 Erase All	302
	25.5.7 Checksum	303
	25.5.8 Write Protection	304
	25.5.9 Non-Blocking Write Row	305
	25.5.10 Non-Blocking Program Row	305
	25.5.11 Resume Non-Blocking	306
25.6	System Call Status	307
25.7	Non-Blocking System Call Pseudo Code	308
Glossary		311
Index		327



# Section A: Overview



This section encompasses the following chapters:

- Introduction chapter on page 19
- Getting Started chapter on page 25
- Document Construction chapter on page 27

# **Document Revision History**

Revision	Issue Date	Origin of Change	Description of Change
**	January 08, 2016	DCHE	Initial version of PSoC 4100S TRM
			Updated the Introduction and Watchdog Timer chapters to include reference to WDTs.
*A	July 27, 2016	DCHE	Updated the ILO clock frequency to 40 kHz from 32 kHz.
			Updated the Timer, Counter, and PWM chapter to include Trigger Mux Connections.
*B	May 31, 2017	SHEA	Updated logo and copyright information.
*C	July 18, 2017	DCHE	Updated the device datasheet link throughout the document.
*D	August 22, 2017	DCHE	Updated the TRM for the PSoC 4100S Plus device
*E	October 4, 2017	TAVA	Minor update for the PSoC 4100S Plus device
*F	0-1-100-0047	TA) (A	Updated section 8.3.1 with information on toggling information on PLL.
*F	October 23, 2017	TAVA	Updated Figure 8-3.
*G	October 26, 2017	TAVA	Minor text updates in content overview section.



# 1. Introduction



PSoC<sup>®</sup> 4 is a programmable embedded system controller with an ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ CPU. PSoC 4100S and PSoC 4100S Plus devices are an enhanced version of the PSoC 4000 family and is upward-compatible with larger members of PSoC 4. The PSoC 4100S Plus device offers larger flash memory, more peripherals, and more I/Os when compared to the PSoC 4100S device.

PSoC 4 devices have these characteristics:

- High-performance, 32-bit single-cycle Cortex-M0+ CPU core
- High-performance analog system
- Self and Mutual Capacitive touch sensing (CapSense®)
- Configurable Timer/Counter/PWM block
- Configurable analog blocks for analog signal conditioning
- Configurable communication block with I<sup>2</sup>C, SPI, and UART operating modes
- Low-power operating modes Sleep and Deep-Sleep

This document describes each functional block of the PSoC 4100S and PSoC 4100S Plus devices in detail. This information will help designers to create system-level designs.

# 1.1 Top Level Architecture

Figure 1-1 shows the major components of the PSoC 4100S Plus architecture.






Figure 1-1. PSoC 4100S Plus Block Diagram

#### 1.2 Features

The PSoC 4100S Plus device has these major components:

- 32-bit Cortex-M0+ CPU with single-cycle multiply, delivering up to 0.9 DMIPS/MHz
- Up to 128 KB flash and 16 KB SRAM
- Direct memory access (DMA)
- True Random Number Generator for secure key generation for Cryptography applications
- Up to eight center-aligned pulse-width modulator (PWM) with complementary, dead-band programmable outputs
- One watchdog timer and three general-purpose timers with interrupt capability
- Twelve-bit SAR ADC (with a sampling rate of 1 Msps) with hardware sequencing for multiple channels
- Up to two opamps that can be used for analog signal conditioning and as a comparator
- Two low-power comparators

- Up to five serial communication blocks (SCB) that can work as SPI, UART, I<sup>2</sup>C, and local interconnect network (LIN) slave serial communication channels
- One controller area network (CAN) block
- A Smart I/O block, which provides the ability to perform Boolean functions in the I/O signal path
- CapSense
- Segment LCD direct drive
- Low-power operating modes: Sleep and Deep-Sleep
- Programming and debugging system through serial wire debug (SWD)
- Fully supported by PSoC Creator™ IDE tool

# 1.3 CPU System

#### 1.3.1 Processor

The heart of the PSoC is a 32-bit Cortex-M0+ CPU core running up to 48 MHz. It is optimized for low-power operation with extensive clock gating. It uses 16-bit instructions



and executes a subset of the Thumb-2 instruction set. This instruction set enables fully compatible binary upward migration of the code to higher performance processors such as Cortex M3 and M4.

The CPU has a hardware multiplier that provides a 32-bit result in one cycle.

#### 1.3.2 Interrupt Controller

The CPU subsystem includes a nested vectored interrupt controller (NVIC) with 28 interrupt inputs and a wakeup interrupt controller (WIC), which can wake the processor from Deep-Sleep mode.

#### 1.3.3 Direct Memory Access

The DMA engine is capable of independent data transfers anywhere within the memory map (peripheral-to-peripheral and peripheral-to/from-memory) with a programmable descriptor chain.

#### 1.4 Memory

The PSoC 4 memory subsystem consists of flash and SRAM. A supervisory ROM, containing boot and configuration routines, is also present.

#### 1.4.1 Flash

The PSoC 4 has a flash module, with a flash accelerator tightly coupled to the CPU, to improve average access times from the flash block. The flash accelerator delivers 85 percent of single-cycle SRAM access performance on an average.

#### 1.4.2 SRAM

The PSoC 4 provides SRAM, which is retained in all power modes of the device.

# 1.5 System-Wide Resources

#### 1.5.1 Clocking System

The clocking system consists of the internal main oscillator (IMO) and internal low-speed oscillator (ILO) as internal clocks and has provision for an external clock, external crystal oscillator (ECO), and watch crystal oscillator (WCO).

The IMO with an accuracy of ±2 percent is the primary source of internal clocking in the device. The default IMO frequency is 24 MHz and can be adjusted between 24 MHz and 48 MHz in steps of 4 MHz. Multiple clock derivatives are generated from the main clock frequency to meet various application needs.

The ILO is a low-power, less accurate oscillator and is used as a source for LFCLK, to generate clocks for peripheral operation in Deep-Sleep mode. Its clock frequency is 40 kHz with ±60 percent accuracy.

An external clock source ranging from 1 MHz to 48 MHz can be used to generate the clock derivatives for the functional blocks instead of the IMO.

The ECO generates a highly accurate clock of up to 33 MHz frequency using an external crystal. There is a phase-locked loop (PLL), which can be used to generate frequencies up to 48 MHz.

The WCO is a 32-kHz watch crystal oscillator. It is used to dynamically trim the IMO to an accuracy of ±1 percent to enable precision timing applications.

#### 1.5.2 Power System

The device operates with a single external supply in the range 1.71 V to 5.5 V. It provides multiple power supply domains –  $V_{DDD}$  to power digital section, and  $V_{DDA}$  for noise isolation of analog section.  $V_{DDD}$  and  $V_{DDA}$  should be shorted externally.

The device has two low-power modes – Sleep and Deep-Sleep – in addition to the default Active mode. In Active mode, the CPU runs with all the logic powered. In Sleep mode, the CPU is powered off with all other peripherals functional. In Deep-Sleep mode, the CPU, SRAM, and high-speed logic are in retention; the main system clock is OFF while the low-frequency clock is ON and the low-frequency peripherals are in operation.

Multiple internal regulators are available in the system to support power supply schemes in different power modes.

#### 1.5.3 GPIO

Every GPIO has the following characteristics:

- Eight drive strength modes
- Individual control of input and output disables
- Hold mode for latching previous state
- Selectable slew rates
- Interrupt generation edge triggered

In addition, the device has up to three Smart I/O blocks that provides the ability to perform Boolean functions on the port I/Os. The Smart I/O block is available in all device power modes, including low-power modes.

The pins are organized in a port that is 8-bit wide. A high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin. Pin locations for fixed-function peripherals are also fixed.



#### 1.5.4 Watchdog Timers

The PSoC device has one 16-bit watchdog timer, which is capable of automatically resetting the device in the event of an unexpected firmware execution path or a brownout that compromises the CPU functionality.

In addition to this, two 16-bit and one 32-bit up-counting timers are available for general-purpose use.

#### 1.6 Fixed-Function Digital

#### 1.6.1 Timer/Counter/PWM Block

The Timer/Counter/PWM block consists of up to eight 16-bit counter with user-programmable period length. The TCPWM block has a capture register, period register, and compare register. The block supports complementary, deadband programmable outputs. It also has a kill input to force outputs to a predetermined state. Other features of the block include center-aligned PWM, clock prescaling, pseudo random PWM, and quadrature decoding.

#### 1.6.2 Serial Communication Blocks

The device has three SCBs. Each SCB can implement a serial communication interface as I<sup>2</sup>C, UART, local interconnect network (LIN) slave, or SPI.

The features of each SCB include:

- Standard I<sup>2</sup>C multi-master and slave function
- Standard SPI master and slave function with Motorola, Texas Instruments, and National (MicroWire) mode
- Standard UART transmitter and receiver function with SmartCard reader (ISO7816), IrDA protocol, and LIN
- Standard LIN slave with LIN v1.3 and LIN v2.1/2.2 specification compliance
- EZ function mode support with 32-byte buffer

#### 1.6.3 Controller Area Network (CAN)

One CAN block is provided in the PSoC 4100S Plus device, which supports CAN 2.0A and 2.0B. The CAN block has 16 receive buffers, each with its own message filter, as well as eight transmit buffers. The PHY interface supports the industry standard Philips CAN PHY.

# 1.7 Analog System

#### 1.7.1 SAR ADC

The PSoC 4 device has a configurable 12-bit 1-Msps SAR ADC. The ADC provides three internal voltage references ( $V_{DDA}$ ,  $V_{DDA}/2$ , and  $V_{REF}$ ) and an external reference through a GPIO pin. The SAR hardware sequencer is available, which scans multiple channels without CPU intervention.

#### 1.7.2 Continuous Time Block mini

The Continuous Time Block mini (CTBm) provides continuous time functionality at the entry and exit points of the analog subsystem. The CTBm has two highly configurable and high-performance opamps with a switch routing matrix. The opamps can also work in comparator mode. The PSoC 4 device has one such CTBm block.

The block allows open-loop opamp, linear buffer, and comparator functions to be performed without external components. PGAs, voltage buffers, filters, and trans-impedance amplifiers can be realized with external components. The CTBm block can work in Active, Sleep, and Deep-Sleep modes.

#### 1.7.3 Low-Power Comparators

The PSoC 4 device has a pair of low-power comparators, which can operate in all device power modes. This functionality allows the CPU and other system blocks to be disabled while retaining the ability to monitor external voltage levels during low-power modes. Two input voltages can both come from pins, or one from an internal signal through the AMUX-BUS.

### 1.8 Special Function Peripherals

#### 1.8.1 LCD Segment Drive

The PSoC 4 has an LCD controller, which can drive up to eight commons and every GPIO can be configured to drive common or segment. It uses full digital methods (digital correlation and PWM) to drive the LCD segments, and does not require generation of internal LCD voltages.

#### 1.8.2 CapSense

PSoC 4 devices have the CapSense feature, which allows you to use the capacitive properties of your fingers to toggle buttons and sliders. CapSense functionality is supported on all GPIO pins, in self-capacitance and mutual-capacitance modes, through a CapSense Sigma-Delta (CSD) block. The CSD also provides waterproofing capability.

#### 1.8.2.1 IDACs and Comparator

The CapSense block has two IDACs and a comparator with an adjustable reference, which can be used for general purposes, if CapSense is not used.

# 1.9 Program and Debug

PSoC 4 devices support programming and debugging features of the device via the on-chip SWD interface. The PSoC Creator IDE provides fully integrated programming and debugging support. The SWD interface is also fully compatible with industry standard third-party tools.



# 1.10 Device Feature Summary

Table 1-1 shows the PSoC 4100S and PSoC 4100S Plus devices summary.

Table 1-1. PSoC 4100S and PSoC 4100S Plus Device Summary

Feature	PSoC 4100S	PSoC 4100S Plus
Maximum CPU Frequency	48 MHz	48 MHz
Flash	64 KB	128 KB
SRAM	8 KB	16 KB
DMA	-	8 channels
GPIOs (max)	36	57
Smart I/O	2 ports	3 ports
CapSense	Available	Available
LCD Driver	Available	Available
Timer, Counter, PWM (TCPWM)	5	8
16-bit Timer	2	2
32-bit Timer	1	1
Serial Communication Block (SCB)	3	5
IDAC (part of CapSense)	2	2
Opamp (CTBm)	2	2
Low-Power Comparator (LPCOMP)	2	2
SAR ADC	12-bit, 1 Msps	12-bit, 1 Msps
Watch Crystal Oscillator (WCO)	Available	Available
External Crystal Oscillator (ECO)	-	Available
Power Modes	Active, Sleep, and Deep-Sleep	Active, Sleep, and Deep-Sleep



# 2. Getting Started



#### 2.1 Support

Free support for PSoC<sup>®</sup> 4 products is available online at www.cypress.com/psoc4. Resources include training seminars, discussion forums, application notes, PSoC consultants, CRM technical support email, knowledge base, and application support engineers.

For application assistance, visit www.cypress.com/support/ or call 1-800-541-4736.

### 2.2 Product Upgrades

Cypress provides scheduled upgrades and version enhancements for PSoC Creator free of charge. Upgrades are available from your distributor on DVD-ROM; you can also download them directly from <a href="https://www.cypress.com/psoccreator">www.cypress.com/psoccreator</a>. Critical updates to system documentation are also provided in the Documentation section.

### 2.3 Development Kits

The Cypress Online Store contains development kits, C compilers, and the accessories you need to successfully develop PSoC projects. Visit the Cypress Online Store website at <a href="https://www.cypress.com/cypress-store">www.cypress.com/cypress-store</a>. Under <a href="https://www.cypress.com/cypress-store">Products</a>, click <a href="https://www.cypress.com/cypress-store">Products</a>, click <a href="https://www.cypress.com/cypress-store</a>. Under <a href="https://www.cypress-store">Products</a>, click <a href="https://www.cypress-store</a>. Under <a href="https

# 2.4 Application Notes

Refer to application note AN79953 - Getting Started with PSoC 4 for additional information on PSoC 4 device capabilities and to quickly create a simple PSoC application using PSoC Creator and PSoC 4 development kits.



# 3. Document Construction



This document includes the following sections:

- Section B: CPU System on page 31
- Section C: System Resources Subsystem (SRSS) on page 63
- Section D: Digital System on page 115
- Section E: Analog System on page 203
- Section F: Program and Debug on page 287

#### 3.1 Major Sections

For ease of use, information is organized into sections and chapters that are divided according to device functionality.

- Section Presents the top-level architecture, how to get started, and conventions and overview information of the product.
- Chapter Presents the chapters specific to an individual aspect of the section topic. These are the detailed implementation and use information for some aspect of the integrated circuit.
- Glossary Defines the specialized terminology used in this technical reference manual (TRM). Glossary terms are presented in bold, italic font throughout.
- Registers Technical Reference Manual Supplies all device register details summarized in the technical reference manual. This is an additional document.

#### 3.2 Documentation Conventions

This document uses only four distinguishing font types, besides those found in the headings.

- The first is the use of *italics* when referencing a document title or file name.
- The second is the use of **bold italics** when referencing a term described in the Glossary of this document.
- The third is the use of Times New Roman font, distinguishing equation examples.
- The fourth is the use of Courier New font, distinguishing code examples.

#### 3.2.1 Register Conventions

Register conventions are detailed in the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

#### 3.2.2 Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah') and *hexadecimal* numbers may also be represented by a '0x' prefix, the *C* coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are *decimal*.



#### 3.2.3 Units of Measure

This table lists the units of measure used in this document.

Table 3-1. Units of Measure

Abbreviation	Unit of Measure
bps	bits per second
°C	degrees Celsius
dB	decibels
fF	femtofarads
Hz	Hertz
k	kilo, 1000
K	kilo, 2^10
KB	1024 bytes, or approximately one thousand bytes
Kbit	1024 bits
kHz	kilohertz (32.000)
kΩ	kilohms
MHz	megahertz
ΜΩ	megaohms
μΑ	microamperes
μF	microfarads
μs	microseconds
μV	microvolts
μVrms	microvolts root-mean-square
mA	milliamperes
ms	milliseconds
mV	millivolts
nA	nanoamperes
ns	nanoseconds
nV	nanovolts
Ω	ohms
pF	picofarads
рр	peak-to-peak
ppm	parts per million
SPS	samples per second
σ	sigma: one standard deviation
V	volts

### 3.2.4 Acronyms

This table lists the acronyms used in this document

Table 3-2. Acronyms

Acronym	Definition		
ABUS	analog output bus		
AC	alternating current		
ADC	analog-to-digital converter		
АНВ	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus		
API	application programming interface		

Table 3-2. Acronyms (continued)

Acronym	Definition		
APOR	analog power-on reset		
ВС	broadcast clock		
BOD	brownout detect		
ВОМ	bill of materials		
BR	bit rate		
BRA	bus request acknowledge		
BRQ	bus request		
CAN	controller area network		
CI	carry in		
CMP	compare		
CO	carry out		
СОМ	LCD common signal		
CPU	central processing unit		
CRC	cyclic redundancy check		
CSD	CapSense sigma delta		
СТ	continuous time		
СТВ	continuous time block		
CTBm	continuous time block mini		
DAC	digital-to-analog converter		
DAP	debug access port		
DC	direct current		
DI	digital or data input		
DMA	direct memory access		
DMIPS	Dhrystone million instructions per second		
DO	digital or data output		
DSI	digital signal interface		
DSM	deep-sleep mode		
DW	data wire		
ECO	external crystal oscillator		
EEPROM	electrically erasable programmable read only memory		
EMIF	external memory interface		
FB	feedback		
FIFO	first in first out		
FSR	full scale range		
GPIO	general purpose I/O		
HCI	host-controller interface		
HFCLK	high-frequency clock		
HSIOM	high-speed I/O matrix		
I <sup>2</sup> C	inter-integrated circuit		
IDE	integrated development environment		
ILO	internal low-speed oscillator		
ITO	indium tin oxide		
IMO	internal main oscillator		
INL	integral nonlinearity		
I/O	input/output		
IOR	I/O read		



Table 3-2. Acronyms (continued)

Acronym	Definition		
IOW	I/O write		
IRES	initial power on reset		
IRA	interrupt request acknowledge		
IRQ	interrupt request		
ISR	interrupt service routine		
IVR	interrupt vector read		
LCD	liquid crystal display		
LFCLK	low-frequency clock		
LPCOMP	low-power comparator		
LRb	last received bit		
LRB	last received byte		
LSb	least significant bit		
LSB	least significant byte		
LUT	lookup table		
MISO	master-in-slave-out		
MMIO	memory mapped input/output		
MOSI	master-out-slave-in		
MPU	memory protection unit		
MSb	most significant bit		
MSB	most significant byte		
MSP	main stack pointer		
NMI	non-maskable interrupt		
NVIC	nested vectored interrupt controller		
PC	program counter		
PCB	printed circuit board		
PCH	program counter high		
PCL	program counter low		
PD	power down		
PGA	programmable gain amplifier		
PM	power management		
PMA	PSoC memory arbiter		
POR	power-on reset		
PPOR	precision power-on reset		
PRS	pseudo random sequence		
PSoC <sup>®</sup>	Programmable System-on-Chip		
PSP	process stack pointer		
PSRR	power supply rejection ratio		
PSSDC	power system sleep duty cycle		
PWM	pulse width modulator		
RAM	random-access memory		
RETI	return from interrupt		
RF	radio frequency		
ROM	read only memory		
RMS	root mean square		
RW	read/write		
SAR	successive approximation register		
SEG	LCD segment signal		

Table 3-2. Acronyms (continued)

Acronym	Definition		
SC	switched capacitor		
SCB	serial communication block		
SIE	serial interface engine		
SIO	special I/O		
SE0	single-ended zero		
SNR	signal-to-noise ratio		
SOF	start of frame		
SOI	start of instruction		
SP	stack pointer		
SPD	sequential phase detector		
SPI	serial peripheral interconnect		
SPIM	serial peripheral interconnect master		
SPIS	serial peripheral interconnect slave		
SRAM	static random-access memory		
SROM	supervisory read only memory		
SSADC	single slope ADC		
SSC	supervisory system call		
SYSCLK	system clock		
SWD	single wire debug		
TC	terminal count		
TCPWM	timer, counter, PWM		
TD	transaction descriptors		
TIA	trans-impedance amplifier		
UART	universal asynchronous receiver/transmitter		
UDB	universal digital block		
USB	universal serial bus		
USBIO	USB I/O		
VTOR	vector table offset register		
WCO	watch crystal oscillator		
WDT	watchdog timer		
WDR	watchdog reset		
XRES	external reset		
XRES_N	external reset, active low		



# Section B: CPU System




This section encompasses the following chapters:

- Cortex-M0+ CPU chapter on page 33
- DMA Controller Modes chapter on page 39
- Interrupts chapter on page 53

# **Top Level Architecture**

CPU System Block Diagram





# 4. Cortex-M0+ CPU



The PSoC® 4 ARM Cortex-M0+ core is a 32-bit CPU optimized for low-power operation. It has an efficient two-stage pipeline, a fixed 4-GB memory map, and supports the ARMv6-M Thumb instruction set. The Cortex-M0+ also features a single-cycle 32-bit multiply instruction and low-latency interrupt handling. Other subsystems tightly linked to the CPU core include a nested vectored interrupt controller (NVIC), a SYSTICK timer, and debug.

This section gives an overview of the Cortex-M0+ processor. For more details, see the ARM Cortex-M0+ user guide or technical reference manual, both available at www.arm.com.

#### 4.1 Features

The PSoC 4 Cortex-M0+ has the following features:

- Easy to use, program, and debug, ensuring easier migration from 8- and 16-bit processors
- Operates at up to 0.9 DMIPS/MHz; this helps to increase execution speed or reduce power
- Supports the Thumb instruction set for improved code density, ensuring efficient use of memory
- NVIC unit to support interrupts and exceptions for rapid and deterministic interrupt response
- Implements design time configurable Memory Protection Unit (MPU)
- Supports unprivileged and privileged mode execution
- Supports optional Vector Table Offset Register (VTOR)
- Extensive debug support including:
  - □ SWD port
  - Breakpoints
  - Watchpoints



# 4.2 Block Diagram

Fixed Interrupts DSI Interrupts **CPU Subsystem** ARM Cortex-MO+ CPU System Interconnect Flash SRAM **SROM DMA** Programmi Interface Controller Accelerator Controller Controller CPU & Memory SRAM SROM Subsystem AHB Bridge

Figure 4-1. CPU Subsystem Block Diagram

#### 4.3 How It Works

The Cortex-M0+ is a 32-bit processor with a 32-bit data path, 32-bit registers, and a 32-bit memory interface. It supports most 16-bit instructions in the Thumb instruction set and some 32-bit instructions in the Thumb-2 instruction set.

The processor supports two operating modes (see Operating Modes on page 36). It has a single-cycle 32-bit multiplication instruction.

# 4.4 Address Map

The ARM Cortex-M0+ has a fixed address map allowing access to memory and peripherals using simple memory access instructions. The 32-bit (4 GB) address space is divided into the regions shown in Table 4-1. Note that code can be executed from the code and SRAM regions.

Table 4-1. Cortex-M0+ Address Map

Address Range	Name	Use
0x00000000 - 0x1FFFFFF	Code	Program code region. You can also place data here. Includes the exception vector table, which starts at address 0.
0x20000000 - 0x3FFFFFF	SRAM	Data region. You can also execute code from this region.
0x40000000 - 0x5FFFFFF	Peripheral	All peripheral registers. You cannot execute code from this region.
0x60000000 - 0xDFFFFFF		Not used.
0xE0000000 - 0xE00FFFFF	PPB	Peripheral registers within the CPU core.
0xE0100000 - 0xFFFFFFF	Device	PSoC 4 implementation-specific.



### 4.5 Registers

The Cortex-M0+ has sixteen 32-bit registers, as Table 4-2 shows:

- R0 to R12 General-purpose registers. R0 to R7 can be accessed by all instructions; the other registers can be accessed by a subset of the instructions.
- R13 Stack pointer (SP). There are two stack pointers, with only one available at a time. In thread mode, the CONTROL register indicates the stack pointer to use, Main Stack Pointer (MSP) or Process Stack Pointer (PSP).
- R14 Link register. Stores the return program counter during function calls.
- R15 Program counter. This register can be written to control program flow.

Table 4-2. Cortex-M0+ Registers

Name	Type <sup>a</sup>	Reset Value	Description
R0-R12	RW	Undefined	R0-R12 are 32-bit general-purpose registers for data operations.
MSP (R13)			The stack pointer (SP) is register R13. In thread mode, bit[1] of the CONTROL register indicates which stack pointer to use:
	RW	[0x00000000]	0 = Main stack pointer (MSP). This is the reset value.
PSP (R13)			1 = Process stack pointer (PSP).
			On reset, the processor loads the MSP with the value from address 0x00000000.
LR (R14)	RW	Undefined	The link register (LR) is register R14. It stores the return information for subroutines, function calls, and exceptions.
PC (R15)	RW	[0x00000004]	The program counter (PC) is register R15. It contains the current program address. On reset, the processor loads the PC with the value from address 0x00000004. Bit[0] of the value is loaded into the EPSR T-bit at reset and must be 1.
			The program status register (PSR) combines:
PSR	RW	Undefined	Application Program Status Register (APSR).
FSIX	IXVV	Oridelined	Execution Program Status Register (EPSR).
			Interrupt Program Status Register (IPSR).
APSR	RW	Undefined	The APSR contains the current state of the condition flags from previous instruction executions.
EPSR	RO	[0x00000004].0	On reset, EPSR is loaded with the value bit[0] of the register [0x00000004].
IPSR	RO	0	The IPSR contains the exception number of the current ISR.
PRIMASK	RW	0	The PRIMASK register prevents activation of all exceptions with configurable priority.
CONTROL	RW	0	The CONTROL register controls the stack used when the processor is in thread mode.

a. Describes access type during program execution in thread mode and handler mode. Debug access can differ.

Table 4-3 shows how the PSR bits are assigned.

Table 4-3. Cortex-M0+ PSR Bit Assignments

Bit	PSR Register	Name	Usage
31	APSR	N	Negative flag
30	APSR	Z	Zero flag
29	APSR	С	Carry or borrow flag
28	APSR	V	Overflow flag



Table 4-3. Cortex-M0+ PSR Bit Assignments

Bit	PSR Register	Name	Usage
27 – 25	-	_	Reserved
24	EPSR	Т	Thumb state bit. Must always be 1. Attempting to execute instructions when the T bit is 0 results in a HardFault exception.
23 – 6	-	_	Reserved
5 – 0	IPSR	N/A	Exception number of current ISR:  0 = thread mode 1 = reserved 2 = NMI 3 = HardFault 4 - 10 = reserved 11 = SVCall 12, 13 = reserved 14 = PendSV 15 = SysTick 16 = IRQ0 35 = IRQ19

Use the MSR or CPS instruction to set or clear bit 0 of the PRIMASK register. If the bit is 0, exceptions are enabled. If the bit is 1, all exceptions with configurable priority, that is, all exceptions except HardFault, NMI, and Reset, are disabled. See the Interrupts chapter on page 53 for a list of exceptions.

#### 4.6 Operating Modes

The Cortex-M0+ processor supports two operating modes:

- Thread Mode used by all normal applications. In this mode, the MSP or PSP can be used. The CONTROL register bit 1 determines which stack pointer is used:
  - □ 0 = MSP is the current stack pointer
  - □ 1 = PSP is the current stack pointer
- Handler Mode used to execute exception handlers.
   The MSP is always used.

In thread mode, use the MSR instruction to set the stack pointer bit in the CONTROL register. When changing the stack pointer, use an ISB instruction immediately after the MSR instruction. This action ensures that instructions after the ISB execute using the new stack pointer.

In handler mode, explicit writes to the CONTROL register are ignored, because the MSP is always used. The exception entry and return mechanisms automatically update the CONTROL register.

#### 4.7 Instruction Set

The Cortex-M0+ implements a version of the Thumb instruction set, as Table 4-4 shows. For details, see the Cortex-M0+ Generic User Guide.

An instruction operand can be an ARM register, a constant, or another instruction-specific parameter. Instructions act on the operands and often store the result in a destination register. Many instructions are unable to use, or have restrictions on using, the PC or SP for the operands or destination register.

Table 4-4. Thumb Instruction Set

Mnemonic	Brief Description
ADCS	Add with carry
ADD{S} <sup>a</sup>	Add
ADR	PC-relative address to register
ANDS	Bit wise AND
ASRS	Arithmetic shift right
B{cc}	Branch {conditionally}
BICS	Bit clear
ВКРТ	Breakpoint
BL	Branch with link
BLX	Branch indirect with link
вх	Branch indirect
CMN	Compare negative
СМР	Compare
CPSID	Change processor state, disable interrupts
CPSIE	Change processor state, enable interrupts
DMB	Data memory barrier
DSB	Data synchronization barrier



Table 4-4. Thumb Instruction Set

Mnemonic	Brief Description		
EORS	Exclusive OR		
ISB	Instruction synchronization barrier		
LDM	Load multiple registers, increment after		
LDR	Load register from PC-relative address		
LDRB	Load register with word		
LDRH	Load register with half-word		
LDRSB	Load register with signed byte		
LDRSH	Load register with signed half-word		
LSLS	Logical shift left		
LSRS	Logical shift right		
MOV{S} <sup>a</sup>	Move		
MRS	Move to general register from special register		
MSR	Move to special register from general register		
MULS	Multiply, 32-bit result		
MVNS	Bit wise NOT		
NOP	No operation		
ORRS	Logical OR		
POP	Pop registers from stack		
PUSH	Push registers onto stack		
REV	Byte-reverse word		
REV16	Byte-reverse packed half-words		
REVSH	Byte-reverse signed half-word		
RORS	Rotate right		
RSBS	Reverse subtract		
SBCS	Subtract with carry		
SEV	Send event		
STM	Store multiple registers, increment after		
STR	Store register as word		
STRB	Store register as byte		
STRH	Store register as half-word		
SUB{S} <sup>a</sup>	Subtract		
SVC	Supervisor call		
SXTB	Sign extend byte		
SXTH	Sign extend half-word		
TST	Logical AND-based test		
UXTB	Zero extend a byte		
UXTH	Zero extend a half-word		
WFE	Wait for event		
WFI	Wait for interrupt		

a. The 'S' qualifier causes the ADD, SUB, or MOV instructions to update APSR condition flags.

## 4.7.1 Address Alignment

An aligned access is an operation where a word-aligned address is used for a word or multiple word access, or where a half-word-aligned address is used for a half-word access. Byte accesses are always aligned.

No support is provided for unaligned accesses on the Cortex-M0+ processor. Any attempt to perform an unaligned memory access operation results in a HardFault exception.

## 4.7.2 Memory Endianness

The Cortex-M0+ uses the little-endian format, where the least-significant byte of a word is stored at the lowest address and the most significant byte is stored at the highest address.

# 4.8 Systick Timer

The Systick timer is integrated with the NVIC and generates the SYSTICK interrupt. This interrupt can be used for task management in a real-time system. The timer has a reload register with 24 bits available to use as a countdown value. The Systick timer uses either the Cortex-M0+ internal clock or the low-frequency clock (LF\_CLK) as the source.

# 4.9 Debug

PSoC 4 contains a debug interface based on SWD; it features four breakpoint (address) comparators and two watchpoint (data) comparators.



# 5. DMA Controller Modes



The DMA controller, available only in the PSoC 4100S Plus device, provides DataWire (DW) and Direct Memory Access (DMA) functionality. The DMA controller has the following features:

- Supports eight DMA channels
- Four levels of priority for each channel
- Byte, half-word (2 bytes), and word (4 bytes) transfers
- Three modes of operation supported for each channel
- Configurable interrupt generation
- Output trigger on completion of transfer
- Transfer sizes up to 65,536 data elements

The DMA controller supports three operation modes. These operational modes are different in how the DMA controller operates on a single trigger signal. These operating modes allow the user to implement different operation scenarios for the DMA. The operation modes are

- Mode 0: Single data element per trigger
- Mode 1: All data elements per trigger
- Mode 2: All data elements per trigger and automatically trigger chained descriptor

The data transfer specifics, such as source and destination address locations and the size of the transfer, are specified by a descriptor structure. Each channel has an independent descriptor structure.

The DMA controller provides Active/Sleep functionality and is not available in the Deep-Sleep power mode.

# 5.1 Block Diagram Description

The DMA transfers data to and from memory, peripherals, and registers. These transfers occur independent of the CPU. The DMA can transfer up to 65,536 data elements in one transfer. These data elements can be 8-bit, 16-bit, or 32-bit wide. The DMA starts each transaction through an external trigger that can come from a DMA channel (including itself), another DMA channel, a peripheral, or the CPU. The DMA is best used to offload data transfer tasks from the CPU.

Figure 5-1 gives an overview of the DMA controller at a block level.






Figure 5-1. DMA Controller Block Diagram

Every DMA channel has two descriptors, which are responsible for configuring parameters specific to the transfer, such as source address, destination address, and data width. The transfer initiation in the DMA channel is on a trigger event. The trigger signals can come from different peripherals in the device, including the DMA itself.

The DMA controller has two bus interfaces, the master interface and the slave interface. Master I/F is an AHB-Lite bus master, which allows the DMA controller to initiate AHB-Lite data transfers to the source and destination locations. The DMA is the bus master in the master interface. This is the interface through which all DMA transfers are accomplished.

The DMA configuration registers and descriptors are accessed and reconfigured through the slave interface. Slave I/F is an AHB-Lite bus slave, which allows the PSoC main CPU to access the DMA controller's control/status registers and to access the descriptor structure. CPU is generally the master for this bus.

The receipt of a trigger activates a state machine in the DMA controller that goes through a trigger prioritization and processing and then initiates a data transfer according to the descriptor setting. When a transfer is complete, an output trigger is generated, which can be used as trigger condition or event for starting another function.

The DMA controller also has an interrupt logic block. Only one interrupt line is available from the DMA controller to interrupt the CPU. Individual DMA descriptors can be configured so that they activate this interrupt line on completion of the transfer.

#### 5.1.1 Trigger Sources and Multiplexing

Every DMA channel has an input and output trigger associated with it. The input trigger can come from any peripheral, CPU, or a DMA channel itself. The input trigger is used to

trigger a DMA transfer, as defined by the 5.2.4 Transfer Mode. A 'logic high', on the trigger input will trigger the DMA channel. The minimum width of this 'logic high' is two system clock cycles. The deactivation setting configures the nature of trigger deactivation.

The output trigger signals the completion of a transfer. This signal can be used as a trigger to a DMA channel or as a digital signal to the digital interconnect. The trigger input can come from different sources and is routed through a 5.1.1.1 Trigger Multiplexer.

#### 5.1.1.1 Trigger Multiplexer

The DMA channels can have trigger inputs from different peripheral sources in the PSoC. This is routed to the individual DMA channel trigger inputs through the trigger multiplexer.

In the DMA trigger, multiplexers are organized in trigger groups. Each trigger group is composed of multiple multiplexers feeding into the individual DMA channel trigger inputs.

The PSoC 4100S Plus device implements a single trigger group (Trigger group 0), which provides trigger inputs to the DMA. The trigger input options can come from TCPWM, SAR ADC, SCB, CAN, CapSense ADC, and DMA output triggers. Figure 5-2 shows the trigger multiplexer implementation.






Figure 5-2. Trigger Multiplexer Implementation

The trigger source for individual DMA channels is selected in the PERI\_TR\_GROUP0\_TR\_OUT\_CTLx[5:0] register.Table 5-1 provides the trigger multiplexers.

Table 5-1. Trigger Sources

PERI_TR_GROUP_TR_OUT_CTL x[5:0]	Trigger Source
0	Software trigger
1	TCPWM 0 overflow
2	TCPWM 1 overflow
3	TCPWM 2 overflow
4	TCPWM 3 overflow
5	TCPWM 4 overflow
6	TCPWM 5 overflow
7	TCPWM 6 overflow

Table 5-1. Trigger Sources

PERI_TR_GROUP_TR_OUT_CTL x[5:0]	Trigger Source
8	TCPWM 7 overflow
9	TCPWM 0 compare match
10	TCPWM 1 compare match
11	TCPWM 2 compare match
12	TCPWM 3 compare match
13	TCPWM 4 compare match
14	TCPWM 5 compare match
15	TCPWM 6 compare match
16	TCPWM 7 compare match
17	TCPWM 0 underflow
18	TCPWM 1 underflow



Table 5-1. Trigger Sources

PERI_TR_GROUP_TR_OUT_CTL x[5:0]	Trigger Source
19	TCPWM 2 underflow
20	TCPWM 3 underflow
21	TCPWM 4 underflow
22	TCPWM 5 underflow
23	TCPWM 6 underflow
24	TCPWM 7 underflow
25	SCB 0 TX request
26	SCB 0 RX request
27	SCB 1 TX request
28	SCB 1 RX request
29	SCB 2 TX request
30	SCB 2 RX request
31	SCB 3 TX request
32	SCB 3 RX request
33	SCB 4 TX request
34	SCB 4 RX request
35	CAN Interrupt
36	DMA Channel 0 trigger out
37	DMA Channel 1 trigger out
38	DMA Channel 2 trigger out
39	DMA Channel 3 trigger out
40	DMA Channel 4 trigger out
41	DMA Channel 5 trigger out
42	DMA Channel 6 trigger out
43	DMA Channel 7 trigger out
44	SAR ADC sample done
45	SAR End of Conversion
46	CSD ADC sample done

#### 5.1.1.2 Creating Software Triggers

Every DMA channel has a trigger input and output trigger associated with it. This trigger input can come from any trigger group, as described in "Trigger Multiplexer" on page 40. A software trigger for the DMA channel is implemented using the trigger input option 0 in the trigger multiplexer settings. When PERI\_TR\_GROUP\_TR\_OUT\_CTLx [5:0] is zero, the DMA trigger is configured for a software trigger. The DMA channel is then triggered using the PERI\_TR\_CTL register.

### 5.1.2 Pending Triggers

When a DMA channel is already operational and a trigger event is encountered, the DMA channel corresponding to the trigger is put into a pending state. Pending triggers keep track of activated triggers by locally storing them in pending bits. This is essential, because multiple channel triggers may be activated simultaneously, whereas only one channel can be served by the data transfer engine at a time. This block enables the use of both level-sensitive and pulse-sensitive triggers.

The pending triggers are registered in the status register (DMAC\_STATUS\_CH\_ACT).

## 5.1.3 Output Triggers

Each channel has an output trigger. This trigger is high for two system clock cycles. The trigger is generated on the completion of a data transfer. At the system level, these output triggers can be connected to the trigger multiplexer component. This connection allows for a DMA controller output trigger to be connected to a DMA controller input trigger. In other words, the completion of a transfer in one channel can activate another channel or even reactivate the same channel.

#### 5.1.4 Channel Prioritization

When there are multiple channels with active triggers, the channel priority is used to determine which channel gets the access to the data transfer engine. The priorities are set for each channel using the PRIO field of the channel control register (DMAC\_CH\_CTL), with '0' representing the highest priority and '3' representing the lowest priority. Priority decoding uses the channel priority to determine the highest priority activated channel. If multiple activated channels have the same highest priority, the channel with the lowest index 'i', is considered the highest priority activated channel.

### 5.1.5 Data Transfer Engine

The data transfer engine is responsible for the data transfer from a source location to a destination location. When idle, the data transfer engine is ready to accept the highest priority activated channel. The configuration of the data transfer is specified by the descriptor. The data transfer engine implements a state machine, which has the following states.

- State 0 Default State: This is the idle state of the DMA controller, where it waits for a trigger condition to initiate transfer.
- State 1 Load Descriptor: When a trigger condition is encountered and priority is resolved, the data transfer engine enters the load descriptor state. In this state, the active descriptor (SRC, DST, and CTL) is loaded into the DMA controller to initiate the transfer. The DMAC\_STATUS, DMAC\_STATUS\_SRC\_ADDR and DMAC\_STATUS\_DST\_ADDR, and STATUS\_CH\_ACT will also reflect the currently active status.
- State 2 Loading data from source: The data transfer engine uses the master I/F to load data from the source location.



- State 3 Storing data at destination: The data transfer engine uses the master I/F to store data to the destination location.
  - Depending on the Transfer mode, State 2 and 3 may be performed multiple times.
- State 4 Storing Descriptor: The data transfer engine updates the channel's descriptor structure to reflect the data transfer and stores it in the descriptor.
- State 5 Wait for Trigger Deactivation: If the trigger deactivation condition is specified as two cycles, this condition is met after two cycles of the trigger activation. If it was set to 'wait indefinitely', the DMA controller will remain in this state until the trigger signal has gone low.
- State 6 Storing Descriptor Response: In this phase, the data transfer according to the descriptor is completed and an interrupt may be generated if it was configured to

do so. The Response field in DMAC\_DESCR\_PING\_STATUS or DMAC\_DESCR\_PONG\_STATUS is also populated and the state transitions to State 0.

# 5.2 Descriptors

The data transfer between a source and a destination in a channel is configured using a descriptor. Each channel in the DMA has two descriptors named PING and PONG descriptors (also called Descriptor 0 and Descriptor 1 in this document). A descriptor is a set of four 32-bit registers that contain the configuration for the transfer in the associated channel.

Figure 5-3 shows the structure of a descriptor.




Figure 5-3. Descriptor Structure

# 5.2.1 Address Configuration

Figure 5-4 demonstrates the use of the descriptor settings for the address configuration of a transfer.

Source and Destination Address: The Source and Destination addresses are set in the respective registers in the descriptor. These set the base addresses for the source and destination location for the transfer. In case the descriptor is configured to transfer a single element, this field holds the source/destination address of the data element. If the descriptor is configured to transfer multiple elements with source address or destination address or both in an incremental mode, this field will hold the address of the first element that is transferred.

**Data Number (DATA\_NR):** This is a transfer count parameter. DATA\_NR is a 16-bit number, which determines the number of elements to be transferred before a descriptor is defined as completed. In a typical use case, this setting is the buffer size of a transfer.

Source Address Increment (SCR\_ADDR\_INC): This is a bit setting in the control register, which determines if a

source address is incremented between each data element transfer. This feature is enabled when the source of the data is a buffer and each transfer element needs to be fetched from subsequent locations in the memory. In this case, the Source Address register sets only the base address and subsequent transfers are incremental on this. The size of address increments are determined based on the SCR\_TRANSFER\_SIZE setting described in 5.2.2 Transfer Size on page 45.

**Destination Address Increment (DST\_ADDR\_INC):** This is a bit setting in the control register, which determines if a destination address is incremented between each element transfer. This feature is enabled when the destination of the data is a buffer and each transfer element needs to be transferred to subsequent locations in the memory. In this case, the Destination Address register sets only the base address and subsequent transfers are incremental on this. The size of address increments are determined based on the DST\_TRANSFER\_SIZE setting described in 5.2.2 Transfer Size on page 45.

Invalidate Descriptor (INV\_DESCR): When this bit is set, the descriptor transfers all data elements and clears the

Status Registers
Control Registers
Address Registers



descriptor's VALID bit, making it invalid. This feature affects the VALID bit in the DMA\_DESCRx\_STATUS register. This setting is used in cases where the user expects the descriptor to get invalidated after its transfer is complete. The descriptor can be made valid again in firmware by setting the VALID bit in the descriptor's STATUS register.

**Preemptable (PREEMPTABLE):** If disabled, the current transfer as defined by Operational mode is allowed to complete undisturbed. If enabled, the current transfer as defined by Operation Mode can be preempted/interrupted by a DMA channel of higher priority. When this channel is preempted, it is set as pending and will run the next time its priority is the highest.

Setting Interrupt Cause (SET\_CAUSE): When the descriptor completes transferring all data elements, it generates an interrupt request. This interrupt request is shared among all DMA channels. Setting this bit enables the corresponding channel to be a source of this interrupt.

**Trigger Type (WAIT\_FOR\_DEACT):** When the DMA transfer based on the descriptor is completed, the data transfer engine checks the state of trigger deactivation. This is corre-

sponding to State 5 of the data transfer engine. See 5.1.5 Data Transfer Engine on page 42. The type of DMA input trigger will determine when the trigger signal is considered deactivated. The DMA transfer is activated when the trigger is activated, but the transfer is not considered complete until the trigger state is deactivated. This field is used to synchronize the controller's data transfer(s) with the agent that generated the trigger.

This field is ONLY used on completion of a descriptor execution and has four settings:

- 0 Pulse Trigger: Do not wait for deactivation.
- 1 Level-sensitive waits four SYSCLK cycles: The DMA trigger is deactivated after the level trigger signal is detected for four cycles.
- 2 Level-sensitive waits eight SYSCLK cycles: The DMA transfer is initiated after the level trigger signal is detected for eight cycles.
- 3 Pulse trigger waits indefinitely for deactivation. The DMA transfer is initiated after the trigger signal deactivates.




Figure 5-4. DMA Transfer: Address Configuration



#### 5.2.2 Transfer Size

The transfer word width for a transfer can be configured using the transfer/data size parameter in the descriptor. The settings are diversified into source transfer size, destination transfer size, and data size. The data size parameter (DATA\_SIZE) sets the width of the bus for the transfer. The source and destination transfer sizes, set by SCR\_TRANSFER\_SIZE and DST\_TRANSFER\_SIZE, can have a value of either the DATA\_SIZE or 32 bit. DATA\_SIZE can be set to a 32-bit, 16-bit, or 8-bit setting.

The data width of most PSoC 4 peripheral registers is 4 bytes (32 bit); therefore, SCR\_TRANSFER\_SIZE or DST\_TRANSFER\_SIZE should typically be set to 32 bit when DMA is using a peripheral as its source or destination. The source and destination transfer size for the DMA com-

ponent must match the addressable width of the source and destination, regardless of the width of data that needs to be moved. The DATA SIZE parameter will correspond to the width of the actual data. For example, if a 16-bit PWM is as destination for DMA data. DST TRANSFER SIZE must be set to 32 bit to match the width of the PWM register, because the peripheral register width for the TCPWM block (and most PSoC 4 peripherals) is always 32 bit. However, in this example the DATA SIZE for the destination may still be set to 16 bit because the 16bit PWM only uses 2 bytes of data. SRAM and flash are 8bit, 16-bit, or 32-bit addressable and can use any source and destination transfer sizes to match the needs of the application.

Table 5-2 summarizes the possible combinations of the transfer size settings and its description.

Table 5-2. Transfer Size Settings

DATA_SIZE	SCR_TRANSFER_SIZE	DST_TRANSFER_SIZE	Typical Usage	Description
8-bit	8-bit	8-bit	Memory to Memory	No data manipulation
8-bit	32-bit	8-bit	Peripheral to Memory	Higher 24 bits from the source dropped
8-bit	8-bit	32-bit	Memory to Peripheral	Higher 24 bits zero padded at destination
8-bit	32-bit	32-bit	Peripheral to Peripheral	Higher 24 bits from the source dropped and higher 24 bits zero padded at destination
16-bit	16-bit	16-bit	Memory to Memory	No data manipulation
16-bit	32-bit	16-bit	Peripheral to Memory	Higher 16 bits from the source dropped
16-bit	16-bit	32-bit	Memory to Peripheral	Higher 16 bits zero padded at destination
16-bit	32-bit	32-bit	Peripheral to Peripheral	Higher 16 bits from the source dropped and higher 16-bit zero padded at destination
32-bit	32-bit	32-bit	Peripheral to Peripheral	No data manipulation

## 5.2.3 Descriptor Chaining

Every channel has a PING and PONG descriptor, which can have a distinct setting for the associated transfer. The active descriptor is set by the PING\_PONG bit in the individual channel control register (DMAC\_CH\_CTL). The functionality of the PING and PONG descriptors is to create a link list of descriptors. This helps create a transition from one transfer configuration to another without CPU intervention. In addition, the two descriptors mean that the CPU is free to modify the PING register when PONG register is active and vice versa

The FLIPPING bit in a descriptor, when enabled, links it to its PING/PONG counterpart. This field is used in conjunction with the OPCODE 2 transfer mode. Therefore, when the FLIPPING bit is enabled in a PING descriptor, configured for OPCODE 2, the channel automatically executes the PONG descriptor at the end of the PING descriptor. In case the configuration is for an OPCODE 0 or OPCODE 1, a new trigger is required to start the PONG descriptor.

The use of PING PONG has more relevance in the context of transfer modes.

### 5.2.4 Transfer Mode

The operation of a channel during the execution of a descriptor is defined by the OPCODE settings. Three OPCODEs are possible for each channel of the DMA controller.

# 5.2.4.1 Single Data Element Per Trigger (OPCODE 0)

This mode is achieved when an OPCODE of 0 is configured. DMA transfers a single data element from a source location to a destination location on each trigger signal. This functionality can be used in conjunction with other settings in the descriptor such as Source and Destination increment.

Figure 5-5 shows a typical use case of this transfer. Here a UART receive (RX) register is the source and the destination is a peripheral register such as an SPI transmit (TX) register. The trigger is from the DMA request signal of the UART. When the trigger is received, the transfer engine will load data from the UART RX register and store the lower eight bits to the SPI TX register. Successive triggers will



result in the same behavior because the descriptor will be rerun.

Note how the source and destination data widths are assigned as 32 bit. This is because all accesses to periph-

eral registers in PSoC must be 32 bit. Because the valid data width is only eight bits, the DATA\_SIZE is maintained as eight bit.

Figure 5-5. OPCODE 0: Simple DMA Transfer from Peripheral to Peripheral





Figure 5-6 describes another use case where the data transfer is between the UART RX register and a buffer. The use case shows a PING descriptor, which is configured to increment the destination while taking data from a source location, which is a UART. When the trigger is received, the

transfer engine will load data from the UART RX register and store to the Memory Buffer, Sample 1 memory location. Subsequent triggers will continue to store the UART data into consecutive locations from Sample 1, until the PING descriptor buffer size (DATA\_NR field) is filled.

Figure 5-6. OPCODE 0: Transfer with Destination Address Increment Feature



A similar use case is shown in Figure 5-7. This demonstrates the use of the PING and PONG descriptors. On completion of the PING descriptor, the controller will flip to execute the PONG descriptor. Thus, two buffer transfers are achieved in sequence. However, note that the transfers are still done at one element transfer for every trigger.






Figure 5-7. DMA Transfer Using Flipping Feature

### 5.2.4.2 Entire Descriptor Per Trigger (OPCODE 1)

In this mode of operation, the DMA transfers multiple data elements from a source location to a destination location in one trigger. In OPCODE 1, the controller executes the entire descriptor in a single trigger. This type of functionality is useful in memory-to-memory buffer transfers. When the trigger condition is encountered, the transfer is continued until the descriptor is completed.

Figure 5-8 shows an OPCODE 1 transfer, which transfers the entire contents of the source buffer into the destination buffer. The entire transfer is part of a single PING descriptor and is completed on a single trigger.






Figure 5-8. DMA Transfer Example with OPCODE 1

### 5.2.4.3 Entire Descriptor Chain Per Trigger (OPCODE 2)

OPCODE 2 is always used in conjunction with the FLIPPING field. When OPCODE 2 is used with FLIPPING enabled in a PING descriptor, a single trigger can execute a PING descriptor and automatically flip to the PONG descriptor and execute that too. If the PONG descriptor is also provided with an OPCODE 2, then the cycling between PING and PONG will continue until one of the descriptors are invalidated or changed by the CPU.

Figure 5-9 shows a case where the PING and PONG descriptors are configured for OPCODE 2 operation and on the second iteration of the PING register, FLIPPING is disabled by the CPU.






Figure 5-9. DMA Transfer Example with OPCODE 2

The OPCODE 2 transfer mode can be customized to implement distinct use cases. Figure 5-10 illustrates one such use case. Here, the source data can come from two different locations which are not consecutive memory. The destination is a data structure that is in consecutive memory locations. One source is the Timer 2, which holds a timing data and the other source is a PWM compare register. Both the data is stored in consecutive locations in memory.






Figure 5-10. OPCODE 2: Multiple Sources to Memory

# 5.3 Operation and Timing

Figure 5-11 shows the DMA controller design with a trigger, data, or interrupt flow superimposed on it.




Figure 5-11. Operational Flow



The flow exemplifies the steps that are involved in a DMA controller data transfer:

- The main CPU programs the descriptor structure for a specific channel. It also programs the DMA register that selects a specific system trigger for the channel.
- 2. The channel's system trigger is activated.
- Priority decoding determines the highest priority activated channel.
- 4. The data transfer engine accepts the activated channel and uses the channel identifier to load the channel's descriptor structure. The descriptor structure specifies the channel's data transfers.
- 5. The data transfer engine uses the master I/F to load data from the source location.
- 6. The data transfer engine uses the master I/F to store data to the destination location. In a single element (opcode 0) transfer, steps 5 and 6 are performed once. In a multiple element descriptor (opcode 1 or 2) transfer, steps 5 and 6 may be performed multiple times in sequence to implement multiple data element transfers.
- The data transfer engine updates the channel's descriptor structure to reflect the data transfer and stores it in the descriptor SRAM.
- 8. If all the data transfers as specified by a descriptor channel structure have completed, an interrupt may be generated (this is a programmable option).

The DMA controller data transfer steps can be classified as either: initialization, concurrent, or sequential steps:

- Initialization: This includes step 1, which programs the descriptor structures. This step is done for each descriptor structure. It is performed by the main CPU and is NOT initiated by an activated channel trigger.
- Concurrent: This includes steps 2 and 3. These steps are performed in parallel for each channel.

Sequential: This includes steps 4 through 8. These steps are performed sequentially for each activated channel. As a result, the DMA controller throughput is determined by the time it takes to perform these steps. This time consists of two parts: the time spent by the controller (to load and store the descriptor) and the time spent on the bus infrastructure. The latter time is dependent on the latency of the bus (determined by arbiter and bridge components) and the target memories/peripherals.

When transferring single data elements, it takes 12 clock cycles to complete one full transfer under the assumption of no wait states on the AHB-Lite bus. The equation for number of cycles to complete a transfer in this mode is:

No of cycles = 12 + LOAD wait states + STORE wait states

When transferring entire descriptors or chaining descriptor chains, 12 clock cycles are needed for the first data element. Subsequent elements need three cycles. This is also under the assumption of no wait states on the AHB-Lite bus. The equation for number of cycles to transfer 'N' elements is:

No of cycles = (12 + LOAD wait states + STORE wait states) + (N-1)\*(3 + LOAD wait states + STORE wait states)

### 5.4 Arbitration

The AHB bus of the device has two masters: the CPU and the DMA controller. All peripherals and memory connect to the bus through slave interfaces. There are dedicated slave interfaces for flash memory and RAM with their own arbiters. The peripheral registers all connect to a single slave interface through a bridge into a dedicated arbiter. The DMA controller's slave interface, which is used to access the DMA controller's control registers, all connect through another slave interface. Figure 5-12 illustrates this architecture.




Figure 5-12. PSoC 4 Bus Architecture




The arbitration policy for each slave can be one of the following:

- CPU priority: CPU always has the priority on arbitration. DMA access is allowed only when there are no CPU requests.
- DMA priority: DMA always has the priority on arbitration. CPU access is allowed only when there are no DMA requests.
- Round-robin: The arbitration priority keeps switching between DMA and CPU for every request. The arbitration priority switches for every request CPU or DMA.
- Round-robin sticky: This mode is similar to the round robin, but the priority switches only when there has been a request from lower priority master. For example, if the current priority was CPU and there was a request made by the DMA, the priority switches to DMA for the next request. If there was no request from DMA, CPU holds the current priority.

The arbitration models are illustrated using the following diagrams.

Figure 5-13. Arbitration Models



## 5.5 Register List

Register Name	Comments	Features	
DMAC_CTL	Block control	Enable bit for the DMA controller.	
DMAC_STATUS	Block status	Provides status information of the DMA controller.	
DMAC_STATUS_SRC_ADDR	Current source address	Provides details of the source address currently being loaded.	
DMAC_STATUS_DST_ADDR	Current destination address	Provides details of the destination address currently being loaded.	
DMAC_STATUS_CH_ACT	Channel activation status	Software reads this field to get information on all actively pending channels (either in pending or in the data transfer engine).	
DMAC_CH_CTLx	Channel control register	Provides channel enable, PING/PONG and priority settings for Channel x.	
DMAC_DESCRx_PING_SRC	PING source address	Base address of source location for Channel x.	
DMAC_DESCRx_PING_DST	PING destination address	Base address of destination location for Channel x.	
DMAC_DESCRx_PING_CTL	PING control word	All control settings for the PING descriptor.	
DMAC_DESCRx_PING_STATUS	PING status word	Validity, response, and real time Data_NR index status.	
DMAC_DESCRx_PONG_SRC	PONG source address	Base address of source location for Channel x.	
DMAC_DESCRx_PONG_DST	PONG destination address	Base address of destination location for Channel x.	
DMAC_DESCRx_PONG_CTL	PONG control word	All control settings for the PONG descriptor.	
DMAC_DESCRx_PONG_STATUS	PONG status word	Validity, response, and real time Data_NR index status.	
DMAC_INTR	Interrupt register		
DMAC_INTR_SET	Interrupt set register	When read, this register reflects the interrupt request register.	
DMAC_INTR_MASK	Interrupt mask	Mask for corresponding field in INTR register.	
DMAC_INTR_MASKED	Interrupt masked register	When read, this register reflects a bit-wise and between the interrupt request and mask registers. This register allows the software to read the status of all mask-enabled interrupt causes with a single load operation, rather than two load operations: one for the interrupt causes and one for the masks. This simplifies firmware development.	

# 6. Interrupts



The ARM Cortex-M0+ (CM0+) CPU in PSoC<sup>®</sup> 4 supports interrupts and exceptions. Interrupts refer to those events generated by peripherals external to the CPU such as timers, serial communication block, and port pin signals. Exceptions refer to those events that are generated by the CPU such as memory access faults and internal system timer events. Both interrupts and exceptions result in the current program flow being stopped and the exception handler or interrupt service routine (ISR) being executed by the CPU. The device provides a unified exception vector table for both interrupt handlers/ISR and exception handlers.

#### 6.1 Features

PSoC 4 supports the following interrupt features:

- Supports 28 interrupts
- Nested vectored interrupt controller (NVIC) integrated with CPU core, yielding low interrupt latency
- Vector table may be placed in either flash or SRAM
- Configurable priority levels from 0 to 3 for each interrupt
- Level-triggered and pulse-triggered interrupt signals

### 6.2 How It Works

Figure 6-1. PSoC 4 Interrupts Block Diagram




Figure 6-1 shows the interaction between interrupt signals and the Cortex-M0+ CPU. PSoC 4 has up to 28 interrupts; these interrupt signals are processed by the NVIC. The NVIC takes care of enabling/disabling individual interrupts, priority resolution, and communication with the CPU core. The exceptions are not shown in Figure 6-1 because they are part of CM0+ core generated events, unlike interrupts, which are generated by peripherals external to the CPU.




# 6.3 Interrupts and Exceptions - Operation

### 6.3.1 Interrupt/Exception Handling

The following sequence of events occurs when an interrupt or exception event is triggered:

- Assuming that all the interrupt signals are initially low (idle or inactive state) and the processor is executing the main code, a rising edge on any one of the interrupt lines is registered by the NVIC. The interrupt line is now in a pending state waiting to be serviced by the CPU.
- On detecting the interrupt request signal from the NVIC, the CPU stores its current context by pushing the contents of the CPU registers onto the stack.
- The CPU also receives the exception number of the triggered interrupt from the NVIC. All interrupts and exceptions have a unique exception number, as given in Table 6-1. By using this exception number, the CPU fetches the address of the specific exception handler from the vector table.
- 4. The CPU then branches to this address and executes the exception handler that follows.
- Upon completion of the exception handler, the CPU registers are restored to their original state using stack pop operations; the CPU resumes the main code execution.

Figure 6-2. Interrupt Handling When Triggered



When the NVIC receives an interrupt request while another interrupt is being serviced or receives multiple interrupt requests at the same time, it evaluates the priority of all these interrupts, sending the exception number of the highest priority interrupt to the CPU. Thus, a higher priority interrupt can block the execution of a lower priority ISR at any time.

Exceptions are handled in the same way that interrupts are handled. Each exception event has a unique exception number, which is used by the CPU to execute the appropriate exception handler.

#### 6.3.2 Level and Pulse Interrupts

NVIC supports both level and pulse signals on the interrupt lines (IRQ0 to IRQ27). The classification of an interrupt as level or pulse is based on the interrupt source.

Figure 6-3. Level Interrupts




Figure 6-4. Pulse Interrupts




Figure 6-3 and Figure 6-4 show the working of level and pulse interrupts, respectively. Assuming the interrupt signal is initially inactive (logic low), the following sequence of events explains the handling of level and pulse interrupts:

- On a rising edge event of the interrupt signal, the NVIC registers the interrupt request. The interrupt is now in the pending state, which means the interrupt requests have not yet been serviced by the CPU.
- The NVIC then sends the exception number along with the interrupt request signal to the CPU. When the CPU starts executing the ISR, the pending state of the interrupt is cleared.
- When the ISR is being executed by the CPU, one or more rising edges of the interrupt signal are logged as a single pending request. The pending interrupt is serviced again after the current ISR execution is complete (see Figure 6-4 for pulse interrupts).
- 4. If the interrupt signal is still high after completing the ISR, it will be pending and the ISR is executed again. Figure 6-3 illustrates this for level triggered interrupts, where the ISR is executed as long as the interrupt signal is high.

54



## 6.3.3 Exception Vector Table

The exception vector table (Table 6-1), stores the entry point addresses for all exception handlers. The CPU fetches the appropriate address based on the exception number.

Table 6-1. Exception Vector Table

<b>Exception Number</b>	Exception	Exception Priority	Vector Address
-	Initial Stack Pointer Value	Not applicable (NA)	Base_Address - 0x00000000 (start of flash memory) or 0x20000000 (start of SRAM)
1	Reset	–3, the highest priority	Base_Address + 0x04
2	Non Maskable Interrupt (NMI)	-2	Base_Address + 0x08
3	HardFault	<b>-</b> 1	Base_Address + 0x0C
4-10	Reserved	NA	Base_Address + 0x10 to Base_Address + 0x28
11	Supervisory Call (SVCall)	Configurable (0 - 3)	Base_Address + 0x2C
12-13	Reserved	NA	Base_Address + 0x30 to Base_Address + 0x34
14	PendSupervisory (PendSV)	Configurable (0 - 3)	Base_Address + 0x38
15	System Timer (SysTick)	Configurable (0 - 3)	Base_Address + 0x3C
16	External Interrupt(IRQ0)	Configurable (0 - 3)	Base_Address + 0x40
		Configurable (0 - 3)	
43	External Interrupt(IRQ27)	Configurable (0 - 3)	Base_Address + 0xAC

In Table 6-1, the first word (4 bytes) is not marked as exception number zero. This is because the first word in the exception table is used to initialize the main stack pointer (MSP) value on device reset; it is not considered as an exception. The vector table can be located anywhere in the memory map (flash or SRAM) by modifying the Vector Table Offset Register (VTOR). This register is part of the System Control Space of CM0+ located at 0xE000ED08. This register takes bits 31:8 of the vector table address; bits 7:0 are reserved. Therefore, the vector table address should be 256 bytes aligned. The advantage of moving the vector table to SRAM is that the exception handler addresses can be dynamically changed by modifying the SRAM vector table contents. However, the nonvolatile flash memory vector table must be modified by a flash memory write.

Reads of flash addresses 0x00000000 and 0x00000004 are redirected to the first eight bytes of SROM to fetch the stack pointer and reset vectors. unless DIS RESET VECT REL bit of the CPUSS SYSREQ register is set. The default value of this bit at reset is 0 ensuring that reset vector is always fetched from SROM. To allow flash read from addresses 0x00000000 and 0x00000004, the DIS RESET VECT REL bit should be set to '1'. The stack pointer vector holds the address that the stack pointer is loaded with on reset. The reset vector holds the address of the boot sequence. This mapping is done to use the default addresses for the stack pointer and reset vector from SROM when the device reset is released. For reset, boot code in SROM is executed first and then the CPU jumps to address 0x00000004 in flash to execute the handler in flash. The reset exception address in the SRAM vector table is never used.

Also, when the SYSCALL\_REQ bit of the CPUSS\_SYSREQ register is set, reads of flash address 0x00000008 are redi-

rected to SROM to fetch the NMI vector address instead of from flash. Reset CPUSS\_SYSREQ to read the flash at address 0x00000008.

The exception sources (exception numbers 1 to 15) are explained in 6.4 Exception Sources. The exceptions marked as Reserved in Table 6-1 are not used, although they have addresses reserved for them in the vector table. The interrupt sources (exception numbers 16 to 35) are explained in 6.5 Interrupt Sources.

# 6.4 Exception Sources

This section explains the different exception sources listed in Table 6-1 (exception numbers 1 to 15).

#### 6.4.1 Reset Exception

Device reset is treated as an exception in PSoC 4. It is always enabled with a fixed priority of -3, the highest priority exception. A device reset can occur due to multiple reasons, such as power-on-reset (POR), external reset signal on XRES pin, or watchdog reset. When the device is reset, the initial boot code for configuring the device is executed out of supervisory read-only memory (SROM). The boot code and other data in SROM memory are programmed by Cypress, and are not read/write accessible to external users. After completing the SROM boot sequence, the CPU code execution jumps to flash memory. Flash memory address 0x00000004 (Exception#1 in Table 6-1) stores the location of the startup code in flash memory. The CPU starts executing code out of this address. Note that the reset exception address in the SRAM vector table will never be used because the device comes out of reset with the flash vector table selected. The register configuration to select the



SRAM vector table can be done only as part of the startup code in flash after the reset is de-asserted.

# 6.4.2 Non-Maskable Interrupt (NMI) Exception

Non-maskable interrupt (NMI) is the highest priority exception other than reset. It is always enabled with a fixed priority of –2. There are two ways to trigger an NMI exception in the device:

- NMI exception by setting NMIPENDSET bit (user NMI exception): An NMI exception can be triggered in software by setting the NMIPENDSET bit in the interrupt control state register (CM0P\_ICSR register). Setting this bit will execute the NMI handler pointed to by the active vector table (flash or SRAM vector table).
- System Call NMI exception: This exception is used for nonvolatile programming operations such as flash write operation and flash checksum operation. It is triggered by setting the SYSCALL\_REQ bit in the CPUSS\_SYSREQ register. An NMI exception triggered by SYSCALL\_REQ bit always executes the NMI exception handler code that resides in SROM. Flash or SRAM exception vector table is not used for system call NMI exception. The NMI handler code in SROM is not read/write accessible because it contains nonvolatile programming routines that should not be modified by the

## 6.4.3 HardFault Exception

HardFault is an always-enabled exception that occurs because of an error during normal or exception processing. HardFault has a fixed priority of -1, meaning it has higher priority than any exception with configurable priority. HardFault exception is a catch-all exception for different types of fault conditions, which include executing an undefined instruction and accessing an invalid memory addresses. The CM0+ CPU does not provide fault status information to the HardFault exception handler, but it does permit the handler to perform an exception return and continue execution in cases where software has the ability to recover from the fault situation.

## 6.4.4 Supervisor Call (SVCall) Exception

Supervisor Call (SVCall) is an always-enabled exception caused when the CPU executes the SVC instruction as part of the application code. Application software uses the SVC instruction to make a call to an underlying operating system and provide a service. This is known as a supervisor call. The SVC instruction enables the application to issue a supervisor call that requires privileged access to the system. Note that the CM0+ in PSoC 4 uses a privileged mode for the system call NMI exception, which is not related to the SVCall exception. (See the Chip Operational Modes chapter on page 99 for details on privileged mode.) There is no other

privileged mode support for SVCall at the architecture level in the device. The application developer must define the SVCall exception handler according to the end application requirements.

The priority of a SVCall exception can be configured to a value between 0 and 3 by writing to the two bit fields PRI\_11[31:30] of the System Handler Priority Register 2 (SHPR2). When the SVC instruction is executed, the SVCall exception enters the pending state and waits to be serviced by the CPU. The SVCALLPENDED bit in the System Handler Control and State Register (SHCSR) can be used to check or modify the pending status of the SVCall exception.

## 6.4.5 PendSV Exception

PendSV is another supervisor call related exception similar to SVCall, normally being software-generated. PendSV is always enabled and its priority is configurable. The PendSV exception is triggered by setting the PENDSVSET bit in the Interrupt Control State Register, CM0P\_ICSR. On setting this bit, the PendSV exception enters the pending state, and waits to be serviced by the CPU. The pending state of a PendSV exception can be cleared by setting the PENDSV-CLR bit in the Interrupt Control State Register, CM0P\_ICSR. The priority of a PendSV exception can be configured to a value between 0 and 3 by writing to the two bit fields PRI\_14[23:22] of the System Handler Priority Register 3 (CM0P\_SHPR3). See the ARMv6-M Architecture Reference Manual for more details.

## 6.4.6 SysTick Exception

CM0+ CPU in PSoC 4 supports a system timer, referred to as SysTick, as part of its internal architecture. SysTick provides a simple, 24-bit decrementing counter for various timekeeping purposes such as an RTOS tick timer, high-speed alarm timer, or simple counter. The SysTick timer can be configured to generate an interrupt when its count value reaches zero, which is referred to as SysTick exception. The exception is enabled by setting the TICKINT bit in the Sys-Tick Control and Status Register (CM0P SYST CSR). The priority of a SysTick exception can be configured to a value between 0 and 3 by writing to the two bit fields PRI 15[31:30] of the System Handler Priority Register 3 (SHPR3). The SysTick exception can always be generated in software at any instant by writing a one to the PENDST-SETb bit in the Interrupt Control State Register, CMOP ICSR. Similarly, the pending state of the SysTick exception can be cleared by writing a one to the PENDST-CLR bit in the Interrupt Control State Register, CM0P ICSR.



# 6.5 Interrupt Sources

PSoC 4 supports up to 28 interrupts (IRQ0 to IRQ27 or exception numbers 16 – 43) from peripherals. The source of each interrupt is listed in Table 6-2 and Table 6-3. PSoC 4 provides flexible sourcing options for each interrupt line. The interrupts include standard interrupts from the on-chip peripherals such as TCPWM and serial communication block. The interrupt generated is usually the logical OR of the different peripheral states. The peripheral status register

should be read in the ISR to detect which condition generated the interrupt. interrupts are usually level interrupts, which require that the peripheral status register be read in the ISR to clear the interrupt. If the status register is not read in the ISR, the interrupt will remain asserted and the ISR will be executed continuously.

See the I/O System chapter on page 65 for details on GPIO interrupts.

Table 6-2. List of PSoC 4100S Interrupt Sources

Interrupt	Cortex-M0+ Exception No.	Interrupt Source	
NMI	2	SYSCALL_REQ	
IRQ0	16	GPIO Interrupt - Port 0	
IRQ1	17	GPIO Interrupt - Port 1	
IRQ2	18	GPIO Interrupt - Port 2	
IRQ3	19	GPIO Interrupt - Port 3	
IRQ4	20	GPIO Interrupt - All Port	
IRQ5	21	LPCOMP (low-power comparator)	
IRQ6	22	WDT (Watchdog timer)	
IRQ7	23	SCB0 (Serial Communication Block 0)	
IRQ8	24	SCB1 (Serial Communication Block 1)	
IRQ9	25	SCB2 (Serial Communication Block 2)	
IRQ10	26	CTBm (Continuous Time Block mini) - all CTBms	
IRQ11	27	WCO WDT Interrupt	
IRQ12	28	SPCIF Interrupt	
IRQ13	29	CSD (CapSense)	
IRQ14	30	TCPWM0 (Timer/Counter/PWM 0)	
IRQ15	31	TCPWM1 (Timer/Counter/PWM 1)	
IRQ16	32	TCPWM2 (Timer/Counter/PWM 2)	
IRQ17	33	TCPWM3 (Timer/Counter/PWM 3)	
IRQ18	34	TCPWM4 (Timer/Counter/PWM 4)	
IRQ19	35	SAR ADC	

Table 6-3. PSoC 4100S Plus Interrupt Sources

Interrupt	Cortex-M0+ Exception No.	Interrupt Source	
NMI	2	SYSCALL_REQ	
IRQ0	16	GPIO Interrupt - Port 0	
IRQ1	17	GPIO Interrupt - Port 1	
IRQ2	18	GPIO Interrupt - Port 2	
IRQ3	19	GPIO Interrupt - Port 3	
IRQ4	20	GPIO Interrupt - All Port	
IRQ5	21	LPCOMP (low-power comparator)	
IRQ6	22	WDT (Watchdog timer)	
IRQ7	23	SCB0 (Serial Communication Block 0)	
IRQ8	24	SCB1 (Serial Communication Block 1)	



Table 6-3. PSoC 4100S Plus Interrupt Sources

Interrupt	Cortex-M0+ Exception No.	Interrupt Source	
IRQ9	25	SCB2 (Serial Communication Block 2)	
IRQ10	26	SCB3 (Serial Communication Block 3)	
IRQ11	27	SCB4 (Serial Communication Block 4)	
IRQ12	28	CTBm (Continuous Time Block mini) - all CTBms	
IRQ13	29	WCO WDT Interrupt	
IRQ14	30	DMA Interrupt	
IRQ15	31	SPCIF Interrupt	
IRQ16	32	CSD (CapSense)	
IRQ17	33	TCPWM0 (Timer/Counter/PWM 0)	
IRQ18	34	TCPWM1 (Timer/Counter/PWM 1)	
IRQ19	35	TCPWM2 (Timer/Counter/PWM 2)	
IRQ20	36	TCPWM3 (Timer/Counter/PWM 3)	
IRQ21	37	TCPWM4 (Timer/Counter/PWM 4)	
IRQ22	38	TCPWM5 (Timer/Counter/PWM 5)	
IRQ23	39	TCPWM6 (Timer/Counter/PWM 6)	
IRQ24	40	TCPWM7 (Timer/Counter/PWM 7)	
IRQ25	41	SAR ADC	
IRQ26	42	CAN Interrupt	
IRQ27	43	Crypto Interrupt	

## 6.6 Exception Priority

Exception priority is useful for exception arbitration when there are multiple exceptions that need to be serviced by the CPU. PSoC 4 provides flexibility in choosing priority values for different exceptions. All exceptions other than Reset, NMI, and HardFault can be assigned a configurable priority level. The Reset, NMI, and HardFault exceptions have a fixed priority of -3, -2, and -1 respectively. In PSoC 4, lower priority numbers represent higher priorities. This means that the Reset, NMI, and HardFault exceptions have the highest priorities. The other exceptions can be assigned a configurable priority level between 0 and 3.

PSoC 4 supports nested exceptions in which a higher priority exception can obstruct (interrupt) the currently active exception handler. This pre-emption does not happen if the incoming exception priority is the same as active exception. The CPU resumes execution of the lower priority exception handler after servicing the higher priority exception. The CM0+ CPU in PSoC 4 allows nesting of up to four exceptions. When the CPU receives two or more exceptions requests of the same priority, the lowest exception number is serviced first.

The registers to configure the priority of exception numbers 1 to 15 are explained in "Exception Sources" on page 55.

The priority of the 28 interrupts (IRQ0 to IRQ27) can be configured by writing to the Interrupt Priority registers

(CM0P\_IPR). This is a group of 32-bit registers with each register storing the priority values of four interrupts, as given in Table 6-4. The other bit fields in the register are not used.

Table 6-4. Interrupt Priority Register Bit Definitions

Bits	Name	Description
7:6	PRI_N0	Priority of interrupt number N.
15:14	PRI_N1	Priority of interrupt number N+1.
23:22	PRI_N2	Priority of interrupt number N+2.
31:30	PRI_N3	Priority of interrupt number N+3.

# 6.7 Enabling and Disabling Interrupts

The NVIC provides registers to individually enable and disable the 28 interrupts in software. If an interrupt is not enabled, the NVIC will not process the interrupt requests on that interrupt line. The Interrupt Set-Enable Register (CM0P\_ISER) and the Interrupt Clear-Enable Register (CM0P\_ICER) are used to enable and disable the interrupts respectively. These are 32-bit wide registers and each bit corresponds to the same numbered interrupt. These registers can also be read in software to get the enable status of the interrupts. Table 6-5 shows the register access proper-



ties for these two registers. Note that writing zero to these registers has no effect.

Table 6-5. Interrupt Enable/Disable Registers

Register	Operation	Bit Value	Comment
	Write	1	To enable the interrupt
Interrupt Set Enable Register		0	No effect
(CM0P ISER)	Read	1	Interrupt is enabled
(OWOI _IOLIK)		0	Interrupt is disabled
Interrupt Clear Enable Register (CM0P_ICER)	Write	1	To disable the interrupt
		0	No effect
	Read	1	Interrupt is enabled
[(5510214)	i Neau	0	Interrupt is disabled

The CM0P\_ISER and CM0P\_ICER registers are applicable only for interrupts IRQ0 to IRQ27. These registers cannot be used to enable or disable the exception numbers 1 to 15. The 15 exceptions have their own support for enabling and disabling, as explained in "Exception Sources" on page 55.

The PRIMASK register in Cortex-M0+ (CM0+) CPU can be used as a global exception enable register to mask all the configurable priority exceptions irrespective of whether they are enabled. Configurable priority exceptions include all the exceptions except Reset, NMI, and HardFault listed in Table 6-1. They can be configured to a priority level between 0 and 3, 0 being the highest priority and 3 being the lowest priority. When the PM bit (bit 0) in the PRIMASK register is set, none of the configurable priority exceptions can be serviced by the CPU, though they can be in the pending state waiting to be serviced by the CPU after the PM bit is cleared.

# 6.8 Exception States

Each exception can be in one of the following states.

Table 6-6. Exception States

Exception State	Meaning
Inactive	The exception is not active or pending. Either the exception is disabled or the enabled exception has not been triggered.
Pending	The exception request is received by the CPU/NVIC and the exception is waiting to be serviced by the CPU.
Active	An exception that is being serviced by the CPU but whose exception handler execution is not yet complete. A high-priority exception can interrupt the execution of lower priority exception. In this case, both the exceptions are in the active state.
Active and Pending	The exception is serviced by the processor and there is a pending request from the same source during its exception handler execution.

The Interrupt Control State Register (CM0P\_ICSR) contains status bits describing the various exceptions states.

- The VECTACTIVE bits ([8:0]) in the CM0P\_ICSR store the exception number for the current executing exception. This value is zero if the CPU does not execute any exception handler (CPU is in thread mode). Note that the value in VECTACTIVE bit fields is the same as the value in bits [8:0] of the Interrupt Program Status Register (IPSR), which is also used to store the active exception number.
- The VECTPENDING bits ([20:12]) in the CM0P\_ICSR store the exception number of the highest priority pending exception. This value is zero if there are no pending exceptions.
- The ISRPENDING bit (bit 22) in the CM0P\_ICSR indicates if a NVIC generated interrupt (IRQ0 to IRQ27) is in a pending state.

### 6.8.1 Pending Exceptions

When a peripheral generates an interrupt request signal to the NVIC or an exception event occurs, the corresponding exception enters the pending state. When the CPU starts executing the corresponding exception handler routine, the exception is changed from the pending state to the active state.

The NVIC allows software pending of the 28 interrupt lines by providing separate register bits for setting and clearing the pending states of the interrupts. The Interrupt Set-Pending register (CM0P\_ISPR) and the Interrupt Clear-Pending register (CM0P\_ICPR) are used to set and clear the pending status of the interrupt lines. These are 32-bit wide registers and each bit corresponds to the same numbered interrupt.

Table 6-7 shows the register access properties for these two registers. Note that writing zero to these registers has no effect.

Table 6-7. Interrupt Set Pending/Clear Pending Registers

Register	Operation	Bit Value	Comment
Interrupt Set- Pending Register (CM0P_ISPR)	Write	1	To put an interrupt to pending state
		0	No effect
	Read	1	Interrupt is pending
		0	Interrupt is not pending
Interrupt Clear- Pending Register (CM0P_ICPR)	Write	1	To clear a pending interrupt
		0	No effect
	Dead	1	Interrupt is pending
	Read	0	Interrupt is not pending

Setting the pending bit when the same bit is already set results in only one execution of the ISR. The pending bit can



be updated regardless of whether the corresponding interrupt is enabled. If the interrupt is not enabled, the interrupt line will not move to the pending state until it is enabled by writing to the CM0P ISER register.

Note that the CM0P\_ISPR and CM0P\_ICPR registers are used only for the 28 peripheral interrupts (exception numbers 16–43). These registers cannot be used for pending the exception numbers 1 to 15. These 15 exceptions have their own support for pending, as explained in "Exception Sources" on page 55.

# 6.9 Stack Usage for Exceptions

When the CPU executes the main code (in thread mode) and an exception request occurs, the CPU stores the state of its general-purpose registers in the stack. It then starts executing the corresponding exception handler (in handler mode). The CPU pushes the contents of the eight 32-bit internal registers into the stack. These registers are the Program and Status Register (PSR), ReturnAddress, Link Register (LR or R14), R12, R3, R2, R1, and R0. Cortex-M0+has two stack pointers - MSP and PSP. Only one of the stack pointers can be active at a time. When in thread mode, the Active Stack Pointer bit in the Control register is used to define the current active stack pointer. When in handler mode, the MSP is always used as the stack pointer. The stack pointer in Cortex-M0+ always grows downwards and points to the address that has the last pushed data.

When the CPU is in thread mode and an exception request comes, the CPU uses the stack pointer defined in the control register to store the general-purpose register contents. After the stack push operations, the CPU enters handler mode to execute the exception handler. When another higher priority exception occurs while executing the current exception, the MSP is used for stack push/pop operations, because the CPU is already in handler mode. See the Cortex-M0+CPU chapter on page 33 for details.

The Cortex-M0+ uses two techniques, tail chaining and late arrival, to reduce latency in servicing exceptions. These techniques are not visible to the external user and are part of the internal processor architecture. For information on tail chaining and late arrival mechanism, visit the ARM Infocenter.

# 6.10 Interrupts and Low-Power Modes

PSoC 4 allows device wakeup from low-power modes when certain peripheral interrupt requests are generated. The Wakeup Interrupt Controller (WIC) block generates a wakeup signal that causes the device to enter Active mode when one or more wakeup sources generate an interrupt signal. After entering Active mode, the ISR of the peripheral interrupt is executed.

The Wait For Interrupt (WFI) instruction, executed by the CM0+ CPU, triggers the transition into Sleep and Deep-Sleep modes. The sequence of entering the different low-power modes is detailed in the Power Modes chapter on page 101. Chip low-power modes have two categories of fixed-function interrupt sources:

- Fixed-function interrupt sources that are available only in the Active and Deep-Sleep modes (watchdog timer interrupt,)
- Fixed-function interrupt sources that are available only in the Active mode (all other fixed-function interrupts)



# 6.11 Exceptions - Initialization and Configuration

This section covers the different steps involved in initializing and configuring exceptions in PSoC 4.

- 1. Configuring the Exception Vector Table Location: The first step in using exceptions is to configure the vector table location as required either in flash memory or SRAM. This configuration is done by writing bits 31:28 of the VTOR register with the value of the flash or SRAM address at which the vector table will reside. This register write is done as part of device initialization code.
  - It is recommended that the vector table be available in SRAM if the application needs to change the vector addresses dynamically. If the table is located in flash, then a flash write operation is required to modify the vector table contents. PSoC Creator IDE uses the vector table in SRAM by default.
- 2. Configuring Individual Exceptions: The next step is to configure individual exceptions required in an application.
  - a. Configure the exception or interrupt source; this includes setting up the interrupt generation conditions. The register configuration depends on the specific exception required.
  - b. Define the exception handler function and write the address of the function to the exception vector table. Table 6-1 gives the exception vector table format; the exception handler address should be written to the appropriate exception number entry in the table.
  - c. Set up the exception priority, as explained in "Exception Priority" on page 58.
  - d. Enable the exception, as explained in "Enabling and Disabling Interrupts" on page 58.

# 6.12 Registers

Table 6-8. List of Registers

Register Name	Description
CM0P_ISER	Interrupt Set-Enable Register
CM0P_ICER	Interrupt Clear Enable Register
CM0P_ISPR	Interrupt Set-Pending Register
CM0P_ICPR	Interrupt Clear-Pending Register
CM0P_IPR	Interrupt Priority Registers
CM0P_ICSR	Interrupt Control State Register
CM0P_AIRCR	Application Interrupt and Reset Control Register
CM0P_SCR	System Control Register
CM0P_CCR	Configuration and Control Register
CM0P_SHPR2	System Handler Priority Register 2
CM0P_SHPR3	System Handler Priority Register 3
CM0P_SHCSR	System Handler Control and State Register
CM0P_SYST_CSR	Systick Control and Status Register
CPUSS_CONFIG	CPU Subsystem Configuration Register
CPUSS_SYSREQ	System Request Register

### 6.13 Associated Documents

 ARMv6-M Architecture Reference Manual – This document explains the ARM Cortex-M0+ architecture, including the instruction set, NVIC architecture, and CPU register descriptions.



# Section C:System Resources Subsystem (SRSS)




This section encompasses the following chapters:

- I/O System chapter on page 65
- Clocking System chapter on page 85
- Power Supply and Monitoring chapter on page 95
- Chip Operational Modes chapter on page 99
- Power Modes chapter on page 101
- Watchdog Timer chapter on page 105
- Reset System chapter on page 111
- Device Security chapter on page 113

# **Top Level Architecture**

System-Wide Resources Block Diagram





# 7. I/O System



This chapter explains the PSoC<sup>®</sup> 4 I/O system, its features, architecture, operating modes, and interrupts. The GPIO pins in PSoC 4 are grouped into ports; a port can have a maximum of eight GPIOs. The PSoC 4100S device has a maximum of 36 GPIOs arranged in five ports and the PSoC 4100S Plus device has a maximum of 54 GPIOs arranged in eight ports.

### 7.1 Features

The PSoC 4 GPIOs have these features:

- Analog and digital input and output capabilities
- Eight drive strength modes
- Edge-triggered interrupts on rising edge, falling edge, or on both the edges, on pin basis
- Slew rate control
- Hold mode for latching previous state (used for retaining I/O state in Deep-Sleep mode)
- Selectable CMOS and low-voltage LVTTL input buffer mode
- Smart I/O block provides the ability to perform Boolean functions in the I/O signal path
- CapSense support
- Segment LCD drive support
- Two analog mux buses (AMUXBUS-A and AMUXBUS-B) that can be used to multiplex analog signals

## 7.2 GPIO Interface Overview

PSoC 4 is equipped with analog and digital peripherals. Figure 7-1 shows an overview of the routing between the peripherals and pins.






Figure 7-1. GPIO Interface Overview

GPIO pins are connected to I/O cells. These cells are equipped with an input buffer for the digital input, providing high input impedance and a driver for the digital output signals. The digital peripherals connect to the I/O cells via the high-speed I/O matrix (HSIOM). HSIOM contains multiplexers to connect between a peripheral selected by the user and the pin. Some port pins have a Smart I/O block between the HSIOM and the pins. The Smart I/O block enables logical operations on the pin signal. The analog peripheral and analog mux bus connections are done in the GPIO cell directly. The CapSense block is connected to the GPIO pins through the AMUX buses.



## 7.3 I/O Cell Architecture

Figure 7-2 shows the I/O cell architecture. It comprises of an input buffer and an output driver. This architecture is present in every GPIO cell. It connects to the HSIOM multiplexers/Smart I/O block for the digital input and the output signal.




Figure 7-2. GPIO Block Diagram



## 7.3.1 Digital Input Buffer

The digital input buffer provides a high-impedance buffer for the external digital input. The buffer is enabled and disabled by the INP\_DIS bit of the Port Configuration Register 2 (GPIO\_PRTx\_PC2, where x is the port number). The buffer is configurable for the following modes:

- CMOS
- LVTTL

These buffer modes are selected by the PORT\_VTRIP\_SEL bit (GPIO PRTx PC[24])of the Port Configuration register.

Table 7-1. Input Buffer Modes

PORT_VTRIP_SEL	Input Buffer Mode
0b	CMOS
1b	LVTTL

The threshold values for each mode can be obtained from the PSoC 4100S datasheet and PSoC 4100S Plus datasheet. The output of the input buffer is connected to the HSIOM for routing to the selected peripherals. Writing to the HSIOM port select register (HSIOM\_PORT\_SELx) selects the peripheral. The digital input peripherals in the HSIOM, shown in Figure 7-2, are pin dependent. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet to know the functions available for each pin.

7.3.2 Digital Output Driver

Pins are driven by the digital output driver. It consists of circuitry to implement different drive modes and slew rate control for the digital output signals. The peripheral connects to the digital output driver through the HSIOM; a particular peripheral is selected by writing to the HSIOM port select register (HSIOM\_PORT\_SELx).

In PSoC4100S I/Os are driven with  $V_{DDD}$  supply. Each GPIO pin has ESD diodes to clamp the pin voltage to the  $V_{DDD}$  source. Ensure that the voltage at the pin does not exceed the I/O supply voltage  $V_{DDD}$  and drop below  $V_{SSD}$ . For the absolute maximum and minimum GPIO voltage, see the PSoC 4100S datasheet and PSoC 4100S Plus datasheet. The digital output driver can be enabled and disabled using the DSI signal from the peripheral or data register (GPIO\_PRTx\_DR) associated with the output pin. See 7.4 High-Speed I/O Matrix to know about the peripheral source selection for the data and to enable or disable control source selection.

#### 7.3.2.1 Drive Modes

Each I/O is individually configurable into one of eight drive modes using the Port Configuration register, GPIO\_PRTx\_PC. Table 7-2 lists the drive modes. Figure 7-2 is a simplified output driver diagram that shows the pin view based on each of the eight drive modes.

Table 7-2. Drive Mode Settings

GPIO_PRTx_PC ('x' denotes port number and 'y' denotes pin number)					
Bits	Drive Mode	Value	Value Data = 1		
	SEL'y'	Selects Drive Mode for Pin 'y' $(0 \le y \le 7)$			
	High-Impedance Analog	0	High Z	High Z	
	High-impedance Digital	1	High Z	High Z	
	Resistive Pull Up	2	Weak 1	Strong 0	
3y+2: 3y	Resistive Pull Down	3	Strong 1	Weak 0	
	Open Drain, Drives Low	4	High Z	Strong 0	
	Open Drain, Drives High	5	Strong 1	High Z	
	Strong Drive	6	Strong 1	Strong 0	
	Resistive Pull Up and Down	7	Weak 1	Weak 0	






Figure 7-3. I/O Drive Mode Block Diagram

#### ■ High-Impedance Analog

High-impedance analog mode is the default reset state; both output driver and digital input buffer are turned off. This state prevents an external voltage from causing a current to flow into the digital input buffer. This drive mode is recommended for pins that are floating or that support an analog voltage. High-impedance analog pins cannot be used for digital inputs. Reading the pin state register returns a 0x00 regardless of the data register value. To achieve the lowest device current in low-power modes, unused GPIOs must be configured to the high-impedance analog mode.

#### ■ High-Impedance Digital

High-impedance digital mode is the standard high-impedance (High Z) state recommended for digital inputs. In this state, the input buffer is enabled for digital input signals.

#### Resistive Pull-Up or Resistive Pull-Down

Resistive modes provide a series resistance in one of the data states and strong drive in the other. Pins can be used for either digital input or digital output in these modes. If resistive pull-up is required, a '1' must be written to that pin's Data Register bit. If resistive pull-down is required, a '0' must be written to that pin's Data Register. Interfacing mechanical switches is a common application of these drive modes. The resistive modes are also used to interface PSoC with open drain drive lines. Resistive pull-up is used when input is open drain low and resistive pull-down is used when input is open drain high.

#### ■ Open Drain Drives High and Open Drain Drives Low

Open drain modes provide high impedance in one of the data states and strong drive in the other. The pins can be used as digital input or output in these modes. Therefore, these modes are widely used in bi-directional digital communication. Open drain drive high mode is used when signal is externally pulled down and open drain drive low is used when signal is externally pulled high. A common application for open drain drives low mode is driving I<sup>2</sup>C bus signal lines.

#### Strong Drive

The strong drive mode is the standard digital output mode for pins; it provides a strong CMOS output drive in both high and low states. Strong drive mode pins must not be used as inputs under normal circumstances. This mode is often used for digital output signals or to drive external transistors.

■ Resistive Pull-Up and Resistive Pull-Down



In the resistive pull-up and resistive pull-down mode, the GPIO will have a series resistance in both logic 1 and logic 0 output states. The high data state is pulled up while the low data state is pulled down. This mode is used when the bus is driven by other signals that may cause shorts.

#### 7.3.2.2 Slew Rate Control

GPIO pins have fast and slow output slew rate options in strong drive mode; this is configured using PORT\_SLOW bit of the Port Configuration register (GPIO\_PRTx\_PC[25]). Slew rate is individually configurable for each port. This bit is cleared by default and the port works in fast slew mode. This bit can be set if a slow slew rate is required. Slower slew rate results in reduced EMI and crosstalk; hence, the slow option is recommended for low-frequency signals or signals without strict timing constraints.

## 7.4 High-Speed I/O Matrix

The high-speed I/O matrix (HSIOM) is a group of high-speed switches that routes GPIOs to the peripherals inside the device. As the GPIOs are shared for multiple functions, HSIOM multiplexes the pin and connects to a particular peripheral selected by the user. In PSoC 4100S, the Smart I/O block bridges the Port 2 and Port 3 pins to the HSIOM. In PSoC 4100S Plus, Port 1 in addition to Port 2 and Port 3 support the Smart I/O functionality. Other ports connect directly to the HSIOM. The HSIOM\_PORT\_SELx register is provided to select the peripheral. It is a 32-bit wide register available for each port, with each pin occupying four bits. This register provides up to 16 different options for a pin as listed in Table 7-3.

Table 7-3. PSoC 4100S HSIOM Port Settings

	HSIOM_PORT_SELx ('x' denotes port number and 'y' denotes pin number)			
Bits	Name (SEL'y') Value Description (Selects pin 'y' source (0 ≤ y ≤ 7))		Description (Selects pin 'y' source (0 ≤ y ≤ 7))	
	DR	0	Pin is regular firmware-controlled I/O or connected to dedicated hardware block.	
	CSD_SENSE	4	Pin is a CSD sense pin (analog mode).	
	CSD_SHIELD	5	Pin is a CSD shield pin (analog mode).	
	AMUXA	6	Pin is connected to AMUXBUS-A.	
A	AMUXB	7	Pin is connected to AMUXBUS-B. This mode is also used for CSD I/O charging. When CSD I/O charging is enabled in CSD_CONTROL, the digital I/O driver is connected to csd_charge signal (the pin is still connected to AMUXBUS-B).	
4y+3 : 4y	ACTIVE_0	8	Pin-specific Active source #0 (TCPWM Output).	
1,7 0 1 1,7	ACTIVE_1	9	Pin-specific Active source #1 (SCB-UART).	
	ACTIVE_2	10	Pin-specific Active source #2 (SAR ADC).	
	ACTIVE_3	11	Pin-specific Active source #3 (TCPWM Input, SCB-UART, CAN).	
	DEEP_SLEEP_0	12	Pin-specific Deep-Sleep source #0 (LCD - COM).	
	DEEP_SLEEP_1	13	Pin-specific Deep-Sleep source #1 (LCD - SEG).	
	DEEP_SLEEP_2	14	Pin-specific Deep-Sleep source #2 (SCB-I <sup>2</sup> C, SWD, LPCOMP).	
	DEEP_SLEEP_3	15	Pin-specific Deep-Sleep source #3 (SCB-SPI).	

**Note** The Active and Deep-Sleep sources are pin dependent. See the "Pinouts" section of the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for more details on the features supported by each pin.



## 7.5 Smart I/O

The Smart I/O block adds programmable logic to an I/O port. This programmable logic integrates board-level Boolean logic functionality such as AND, OR, and XOR into the port. The Smart I/O block has these features:

- Integrate board-level Boolean logic functionality into a port
- Ability to preprocess HSIOM input signals from the GPIO port pins
- Ability to post-process HSIOM output signals to the GPIO port pins
- Support in all device power modes
- Integrate closely to the I/O pads, providing shortest signal paths with programmability

The PSoC 4100S device supports Smart I/O on two ports – Port 2 and Port 3 and the PSoC 4100S Plus device supports Smart I/O on three ports – Port 1, Port 2, and Port 3. The register nomenclature 'PRGIO\_PRT0' denotes Port 2 Smart I/O registers, 'PRGIO\_PRT1' denotes Port 3 Smart I/O registers, and PRGIO\_PRT2 denotes Port 1 Smart I/O registers. For a general Smart I/O register description, the 'PRGIO\_PRTx' nomenclature will be used.

#### 7.5.1 Overview

The Smart I/O block is positioned in the signal path between the HSIOM and the I/O port. The HSIOM multiplexes the output signals from fixed-function peripherals and CPU to a specific port pin and vice-versa. The Smart I/O block is placed on this signal path, acting as a bridge that can process signals from port pins and HSIOM, as shown in Figure 7-4.

HSIOM Output Signals

2 Smart I/O

HSIOM
Input Signals

GPIO Output
Signals

I/O Port

Figure 7-4. Smart I/O Interface

The signal paths supported through the Smart I/O block as shown in Figure 7-4 are as follows:

- Implement self-contained logic functions that directly operate on port I/O signals
- 2. Implement self-contained logic functions that operate on HSIOM signals
- 3. Operate on and modify HSIOM output signals and route the modified signals to port I/O signals
- 4. Operate on and modify port I/O signals and route the modified signals to HSIOM input signals

The following sections discuss the Smart I/O block components, routing, and configuration in detail. In these sections, GPIO signals (io\_data) refer to the input/output signals from the I/O port; device or chip (chip\_data) signals refer to the input/output signals from HSIOM.

### 7.5.2 Block Components

The internal logic of the Smart I/O includes these components:

- Clock/reset component
- Synchronizers
- LUT3 components
- Data unit component

#### 7.5.2.1 Clock and Reset

The clock and reset component selects the Smart I/O block's clock (clk\_block) and reset signal (rst\_block\_n). A single clock and reset signal is used for all components in the block. The clock and reset sources are determined by the CLOCK\_SRC[4:0] bit field of the PRGIO\_PRTx\_CTL register. The selected clock is used for the synchronous logic in the block components, which includes the I/O input synchronizers, LUT, and data unit components. The selected reset is used to asynchronously reset the synchronous logic in the LUT and data unit components.

Note that the selected clock (clk\_block) for the block's synchronous logic is not phase-aligned with other synchronous logic in the device, operating on the same clock. Therefore,



communication between Smart I/O and other synchronous logic should be treated as asynchronous.

The following clock sources are available for selection:

- GPIO input signals "io\_data\_in[7:0]". These clock sources have no associated reset.
- HSIOM output signals "chip\_data[7:0]". These clock sources have no associated reset.
- The Smart I/O clock (clk\_prgio). This is derived from the system clock (clk\_sys) using a peripheral clock divider. See the Clocking System chapter on page 85 for details on peripheral clock dividers. This clock is only available in Active and Sleep power modes. The clock can have one out of two associated resets: rst\_sys\_act\_n and rst\_sys\_dpslp\_n. These resets determine in which system power modes the block synchronous state is reset; for example, rst\_sys\_act\_n is intended for Smart I/O synchronous functionality in the Active power mode and reset is activated in the Deep-Sleep power mode.

■ The low-frequency (40 kHz) system clock (clk\_lf). This clock is available in Deep-Sleep power mode. This clock has an associated reset, rst lf dpslp n.

When the block is enabled, the selected clock (clk\_block) and associated reset (rst\_block\_n) are released to the fabric components. When the fabric is disabled, no clock is released to the fabric components and the reset is activated (the LUT and data unit components are set to the reset value of '0').

The I/O input synchronizers introduce a delay of two clk\_block cycles (when synchronizers are enabled). As a result, in the first two cycles, the block may be exposed to stale data from the synchronizer output. Hence, during the first two clock cycles, the reset is activated and the block is in bypass mode.

Table 7-4. Clock and Reset Register Control

Register[BIT_POS]	Bit Name	Description
PRGIO_PRT0_CTL[12:8]	CLK_SRC[4:0]	Clock (clk_block)/reset (rst_block_n) source selection: "0": io_data[0]/"1' "7": io_data[7]/"1' "8": chip_data[0]/"1' "15": chip_data[7]/"1' "16": clk_prgio/rst_sys_act_n; asserts reset in any power mode other than Active; that is, Smart I/O is active only in Active power mode with clock from the peripheral divider. "17": clk_prgio/rst_sys_dpslp_n. Smart I/O is active in all power modes with clock from the peripheral divider. However, the clock will not be active in Deep-Sleep power mode. "19": clk_lf/rst_lf_dpslp_n. Smart I/O is active in all power modes with clock from ILO. "20"-"30": Clock source is a constant '0'. Any of these clock sources should be selected when the IP is disabled to ensure low power consumption. "31": clk_sys/"1'. This selection is NOT intended for "clk_sys" operation. However, for asynchronous operation, three "clk_sys" cycles after enabling the IP, the IP is fully functional (reset is de-activated). To be used for asynchronous (clockless) block functionality.

#### 7.5.2.2 Synchronizer

Each GPIO input signal and device input signal (HSIOM input) can be used either asynchronously or synchronously. To use the signals synchronously, a double flip-flop synchronizer, as shown in Figure 7-5, is placed on both these signal paths to synchronize the signal to the Smart I/O clock (clk\_block). The synchronization for each pin/input is enabled or disabled by setting or clearing the IO\_SYNC\_EN[i] bit field for GPIO input signal and CHIP\_SYNC\_EN[i] for HSIOM signal in the PRGIO\_PRT0\_SYNC\_CTL register, where 'i' is the pin number.






Figure 7-5. Smart I/O Clock Synchronizer

#### 7.5.2.3 LUT3

Each Smart I/O block contains eight lookup table (LUT3) components. The LUT3 component consists of a three-input LUT and a flip-flop. Each LUT3 block takes three input signals and generates an output based on the configuration set in the PRGIO\_PRTx\_LUT\_CTLy register (y denotes the LUT3 number). For each LUT3, the configuration is determined by an 8-bit lookup vector LUT[7:0] and a 2-bit opcode OPC[1:0] in the PRGIO\_PRTx\_LUT\_CTLy register. The 8-bit vector is used as a lookup table for the three input signals. The 2-bit opcode determines the usage of the flip-flop. The LUT3 configuration for different opcode is shown in Figure 7-6.

PRGIO\_PRTx\_LUT\_SELy registers select the three input signals (tr0\_in, tr1\_in and tr2\_in) going into each LUT3. The input can come from the following sources:

- Data unit output
- Other LUT3 output signals (tr out)
- HSIOM output signals (chip data[7:0])
- GPIO input signals (io\_data[7:0])



LUT\_TR0\_SEL[3:0] bits of the PRGIO\_PRTx\_LUT\_SELy register selects the tr0\_in signal for the  $y^{th}$  LUT3. Similarly, LUT\_TR1\_SEL[3:0] bits and LUT\_TR2\_SEL[3:0] bits select the tr1\_in and tr2\_in signals respectively. See Table 7-5 for details.

Table 7-5. LUT3 Register Control

Register[BIT_POS]	Bit Name	Description
PRGIO_PRTx_LUT_CTLy[7:0]	LUT[7:0]	LUT configuration. Depending on the LUT opcode (LUT_OPC), the internal state, and the LUT input signals tr0_in, tr1_in, and tr2_in, the LUT configuration is used to determine the LUT output signal and the next sequential state.
PRGIO_PRTx_LUT_CTLy[9:8]	LUT_OPC[1:0]	LUT opcode specifies the LUT operation as illustrated in Figure 7-6.
PRGIO_PRTx_LUT_SELy[3:0]	LUT_TR0_SEL[3:0]	LUT input signal "tr0_in" source selection:  "0": Data unit output  "1": LUT 1 output  "2": LUT 2 output  "3": LUT 3 output  "4": LUT 4 output  "5": LUT 5 output  "6": LUT 6 output  "7": LUT 7 output  "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7)  "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7)  "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7)  "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7)  "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7)  "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7)  "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7)  "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7)
PRGIO_PRTx_LUT_SELy[11:8]	LUT_TR1_SEL[3:0]	LUT input signal "tr1_in" source selection: "0": LUT 0 output "1": LUT 1 output "2": LUT 2 output "3": LUT 3 output "4": LUT 4 output "5": LUT 5 output "6": LUT 6 output "7": LUT 7 output "8": chip_data[0] (for LUTs 0, 1, 2, 3); chip_data[4] (for LUTs 4, 5, 6, 7) "9": chip_data[1] (for LUTs 0, 1, 2, 3); chip_data[5] (for LUTs 4, 5, 6, 7) "10": chip_data[2] (for LUTs 0, 1, 2, 3); chip_data[6] (for LUTs 4, 5, 6, 7) "11": chip_data[3] (for LUTs 0, 1, 2, 3); chip_data[7] (for LUTs 4, 5, 6, 7) "12": io_data[0] (for LUTs 0, 1, 2, 3); io_data[4] (for LUTs 4, 5, 6, 7) "13": io_data[1] (for LUTs 0, 1, 2, 3); io_data[5] (for LUTs 4, 5, 6, 7) "14": io_data[2] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7) "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[6] (for LUTs 4, 5, 6, 7) "15": io_data[3] (for LUTs 0, 1, 2, 3); io_data[7] (for LUTs 4, 5, 6, 7)
PRGIO_PRTx_LUT_SELy[19:16]	LUT_TR2_SEL[3:0]	LUT input signal "tr2_in" source selection. Encoding is the same as for LUT_TR1_SEL.






Figure 7-6. Smart I/O LUT3 Configuration

#### 7.5.2.4 Data Unit

Each Smart I/O block includes a data unit (DU) component. The data unit consists of a simple 8-bit datapath. It is capable of performing simple increment, decrement, increment/decrement, shift, and AND/OR operations. The operation performed by the DU is selected using a 4-bit opcode DU\_OPC[3:0] bit field in the PRGIO\_PRTx\_DU\_CTL register.

The data unit component supports up to three input trigger signals (tr0\_in, tr1\_in, tr2\_in) similar to the LUT3 component. These signals are used to initiate an operation defined by the DU opcode. In addition, the data unit also includes two 8-bit input data (data0\_in[7:0] and data1\_in[7:0]) that are used to initialize the 8-bit internal state (data[7:0]) or to provide a reference. The input to these 8-bit data can come from these sources:

- Constant '0x00'
- io\_data\_in[7:0]
- chip\_data\_in[7:0]
- DATA[7:0] bit field of PRGIO\_PRTx\_DATA register



The trigger signals are selected using the DU\_TRx\_SEL[3:0] bit field of the PRGIO\_PRTx\_DU\_SEL register. The DUT\_DATAx\_SEL[1:0] bits of the PRGIO\_PRTx\_DU\_SEL register selects the 8-bit input data source. The size of the DU (number of bits used by the datapath) is defined by the DU\_SIZE[2:0] bits of the PRGIO\_PRTx\_DU\_CTL register. See Table 7-6 for register control details.

Table 7-6. Data Unit Register Control

Register[BIT_POS]	Bit Name	Description	
PRGIO_PRTx_DU_CTL[2:0]	DU_SIZE[2:0]	Size/width of the data unit (in bits) is DU_SIZE+1. For example, if DU_SIZE is 7, the width is 8 bits.	
PRGIO_PRTx_DU_CTL[11:8]	DU_OPC[3:0]	Data unit opcode specifies the data unit operation: "1": INCR "2": DECR "3": INCR_WRAP "4": DECR_WRAP "5": INCR_DECR "6": INCR_DECR "6": SHR "8": SHR "9": AND_OR "10": SHR_MAJ3 "11": SHR_EQL Otherwise: Undefined.	
PRGIO_PRTx_DU_SEL[3:0]	DU_TR0_SEI[3:0]	Data unit input signal "tr0_in" source selection: "0": Constant '0'. "1": Constant '1'. "2": Data unit output. "10-3": LUT 7 - 0 outputs. Otherwise: Undefined.	
PRGIO_PRTx_DU_SEL[11:8]	DU_TR1_SEI[3:0]	Data unit input signal "tr1_in" source selection. Encoding same as DU_TR0_SEL	
PRGIO_PRTx_DU_SEL[19:16]	DU_TR2_SEI[3:0]	Data unit input signal "tr2_in" source selection. Encoding same as DU_TR0_SEL	
PRGIO_PRTx_DU_SEL[25:24]	DU_DATA0_SEL[1:0]	Data unit input data "data0_in" source selection: "0": 0x00 "1": chip_data[7:0]. "2": io_data[7:0]. "3": PRGIO_PRTx_DATA.DATA[7:0] register field.	
PRGIO_PRTx_DU_SEL[29:28]	DU_DATA1_SEL[1:0]	Data unit input data "data1_in" source selection. Encoding same as DU_DATA0_SEL.	
PRGIO_PRTx_DATA[7:0]	DATA[7:0]	Data unit input data source.	

The data unit generates a single output trigger signal ("tr\_out"). The internal state (du\_data[7:0]) is captured in flip-flops and requires clk\_block.

The following pseudo code describes the various datapath operations supported by the DU opcode. Note that "Comb" describes the combinatorial functionality – that is, functionalities that operate independent of previous output states. "Reg" describes the registered functionality – that is, functionalities that operate on inputs and previous output states (registered using flip-flops).

```
// The following is shared by all operations.
mask = (2 ^ (DU_SIZE+1) - 1)
data_eql_datal_in = (data & mask) == (datal_in & mask));
data_eql_0 = (data & mask) == 0);
data_incr = (data + 1) & mask;
data_decr = (data - 1) & mask;
data_decr = data_in0 & mask;
```

76



```
// INCR operation: increments data by 1 from an initial value (data0) until it reaches a
// final value (data1).
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
                      data <= data0_masked; //tr0_in is reload signal - loads masked data0</pre>
      if (tr0_in)
                                              // into data
      else if (tr1_in) data <= data_eq1_data1_in ? data : data_incr; //increment data until
                                                                      // it equals data1
// INCR_WRAP operation: operates similar to INCR but instead of stopping at datal, it wraps
// around to data0.
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
      if (tr0_in)
                       data <= data0_masked;</pre>
      else if (tr1_in) data <= data_eq1_data1_in ? data0_masked : data_incr;
// DECR operation: decrements data from an initial value (data0) until it reaches 0.
Comb:tr_out = data_eql_0;
Reg: data <= data;
      if (tr0_in)
                       data <= data0_masked;</pre>
      else if (tr1_in) data <= data_eq1_0
                                                  ? data : data_decr;
// DECR_WRAP operation: works similar to DECR. Instead of stopping at 0, it wraps around to
// data0.
Comb:tr_out = data_eql_0;
Reg: data <= data;
      if (tr0_in)
                       data <= data0_masked;</pre>
      else if (tr1_in) data <= data_eq1_0</pre>
                                                 ? data0_masked: data_decr;
// INCR_DECR operation: combination of INCR and DECR. Depending on trigger signals it either
// starts incrementing or decrementing. Increment stops at data1 and decrement stops at 0.
Comb:tr_out = data_eql_data1_in | data_eql_0;
Reg: data <= data;
      if (tr0_in)
                      data <= data0_masked; // Increment operation takes precedence over</pre>
                                              // decrement when both signal are available
      else if (tr1_in) data <= data_eql_data1_in ? data : data_incr;</pre>
      else if (tr2_in) data <= data_eql_0 ? data : data_decr;</pre>
// INCR_DECR_WRAP operation: same functionality as INCR_DECR with wrap around to data0 on
// touching the limits.
Comb:tr_out = data_eql_data1_in | data_eql_0;
Reg: data <= data;
      if (tr0_in)
                      data <= data0_masked;</pre>
      else if (tr1_in) data <= data_eq1_data1_in ? data0_masked : data_incr;
      else if (tr2_in) data <= data_eq1_0 ? data0_masked : data_decr;
// ROR operation: rotates data right and LSB is sent out. The data for rotation is taken from
// data0.
Comb:tr_out = data[0];
Reg: data <= data;
      if (tr0_in)
                                     <= data0_masked;
                       data
      else if (tr1_in) {
                                     <= {0, data[7:1]} & mask; //Shift right operation
                       data
                       data[du_size] <= data[0]; //Move the data[0] (LSB) to MSB</pre>
      }
// SHR operation: performs shift register operation. Initial data (data0) is shifted out and
// data on tr2_in is shifted in.
```



```
Comb:tr_out = data[0];
Reg: data <= data;
      if (tr0_in)
                                     <= data0_masked;
                       data
      else if (trl_in) {
                                     <= {0, data[7:1]} & mask; //Shift right operation
                       data
                       data[du_size] <= tr2_in; //tr2_in Shift in operation</pre>
      }
// SHR_MAJ3 operation: performs the same functionality as SHR. Instead of sending out the
// shifted out value, it sends out a '1' if in the last three samples/shifted-out values
// (data[0]), the signal high in at least two samples. otherwise, sends a '0'. This function
// sends out the majority of the last three samples.
Comb:tr_out = (data == 0x03)
               | (data == 0x05)
               | (data == 0x06)
               | (data == 0x07);
Reg: data <= data;
      if (tr0_in)
                                     <= data0_masked;
                       data
      else if (trl_in) {
                                     <= {0, data[7:1]} & mask;
                       data[du_size] <= tr2_in;</pre>
      }
// SHR_EQL operation: performs the same operation as SHR. Instead of shift-out, the output is
// a comparison result (data0 == data1).
Comb:tr_out = data_eql_data1_in;
Reg: data <= data;
      if
            (tr0_in) data
                                     <= data0_masked;
      else if (tr1_in) {
                                     <= {0, data[7:1]} & mask;
                       data
                       data[du_size] <= tr2_in;</pre>
      }
// AND_OR operation: ANDs data1 and data0 along with mask; then, ORs all the bits of the
// ANDed output.
Comb:tr_out = | (data & data1_in & mask);
Reg: data <= data;
      if (tr0_in) data <= data0_masked;</pre>
```



### 7.5.3 Routing

The Smart I/O block includes many switches that are used to route the signals in and out of the block and also between various components present inside the block. The routing switches are handled through the PRTGIO\_PRTx\_LUT\_SELy and PRGIO\_PRTx\_DU\_SEL registers. Refer to the *PSoC 4100S: PSoC 4 Registers TRM* for details. The Smart I/O internal routing is shown in Figure 7-7. In the figure, note that LUT7 to LUT4 operate on io\_data/chip\_data[7] to io\_data/chip\_data[4] whereas LUT3 to LUT0 operate on io\_data/chip\_data[3] to io\_data/chip\_data[0].




Figure 7-7. Smart I/O Routing

### 7.5.4 Operation

The Smart I/O block should be configured and operated as follows:

- 1. Before enabling the block, all the components should be configured and the routing should be selected, as explained in "Block Components" on page 71.
- In addition to configuring the components and routing, some block level settings need to be configured correctly for desired operation.
  - a. Bypass control: The Smart I/O path can be bypassed for a particular GPIO signal by setting the BYPASS[i] bit field in the PRGIO\_PRTx\_CTL register. When bit 'i' is set in the BYPASS[7:0] bit field, the ith GPIO signal is bypassed to the HSIOM signal path directly – Smart I/O logic will not be present in that signal path. This is useful when the Smart I/O functionality is required only on select I/Os.
  - b. Pipelined trigger mode: The LUT3 input multiplexers and the LUT3 component itself do not include any combinatorial loops. Similarly, the data unit also does not include any combinatorial loops. However, when one LUT3 interacts with the other or to the data unit, inadvertent combinatorial loops are possible. To overcome this limitation, the PIPELINE\_EN bit field of the PRGIO\_PRTx\_CTL register is used. When set, all the outputs (LUT3 and data unit) are



- registered (flopped) before branching out to other components. The output will be unflopped when the PIPELINE\_EN bit is cleared.
- 3. After the Smart I/O block is configured for the desired functionality, the block can be enabled by setting the ENABLED bit field of the PRGIO\_PRTx\_CTL register. If disabled, the Smart I/O block is put in bypass mode, where the GPIO signals are directly controlled by the HSIOM signals and vice-versa. The Smart I/O block must be configured; that is, all register settings must be updated before enabling the block to prevent glitches during register updates.

Table 7-7. Smart I/O Block Controls

Register [BIT_POS]	Bit Name	Description
PRGIO PRTx CTL[25]	PIPELINE EN	Enable for pipeline register: '0': Disabled (register is bypassed).
		'1': Enabled
		Enable Smart I/O. Should only be set to '1' when the Smart I/O is completely configured:
	ENABLED	'0': Disabled (signals are bypassed; behavior as if BYPASS[7:0] is 0xFF). When disabled, the block (data unit and LUTs) reset is activated.
		If the block is disabled:
PRGIO PRTx CTL[31]		- The PIPELINE_EN register field should be set to '1', to ensure low power consumption.
THOIO_HIM_OFE[OF]		- The CLOCK_SRC register field should be set to 20 to 30 (clock is constant '0'), to ensure low power consumption.
		'1': Enabled. When enabled, it takes three "clk_block" clock cycles until the block reset is deactivated and the block becomes fully functional. This action ensures that the I/O pins' input synchronizer states are flushed when the block is fully functional.
PRGIO PRTx CTL[7:0] BYPASS[7:0]		Bypass of the Smart I/O, one bit for each I/O pin: BYPASS[i] is for I/O pin i. When ENABLED is '1', this field is used. When ENABLED is '0', this field is not used and Smart I/O is always bypassed.
		'0': No bypass (Smart I/O is present in the signal path)
		'1': Bypass (Smart I/O is absent in the signal path)

### 7.6 I/O State on Power Up

During power up all the GPIOs are in high-impedance analog state and the input buffers are disabled. During run time, GPIOs can be configured by writing to the associated registers. Note that the pins supporting debug access port (DAP) connections (SWD lines) are always enabled as SWD lines during power up. However, the DAP connection can be disabled or reconfigured for general-purpose use through HSIOM. However, this reconfiguration takes place only after the device boots and start executing code.

### 7.7 Behavior in Low-Power Modes

Table 7-8 shows the status of GPIOs in low-power modes.

Table 7-8. GPIO in Low-Power Modes

Low-Power Mode	Status
Oleans	GPIOs are active and can be driven by peripherals such as CapSense, CTBm, SAR ADC, TCPWM, SCBs, and low-power comparators, which can work in sleep mode.
Sleep	■ Input buffers are active; thus an interrupt on any I/O can be used to wake up the CPU.
	■ AMUXBUS connections are available.
Deep-Sleep	■ GPIO output pin states are latched and remain in the frozen state, except the I <sup>2</sup> C and SPI pins. SCB (I <sup>2</sup> C and SPI) block can work in the deep-sleep mode and can wake up the CPU on address match or SPI slave select event. The low-power comparator can receive signals from its dedicated pins and can wake up the CPU. CTBm is also functional in this mode with dedicated pins.
	■ Input buffers are also active in this mode; pin interrupts are functional.
	■ AMUXBUS connections are not available.




### 7.8 Interrupt

In the PSoC 4 device, all the port pins have the capability to generate interrupts. As shown in Figure 7-2, the pin signal is routed to the interrupt controller through the GPIO Edge Detect block.

Figure 7-8 shows the GPIO Edge Detect block architecture.

Figure 7-8. GPIO Edge Detect Block Architecture



An edge detector is present at each pin. It is capable of detecting rising edge, falling edge, and both edges without reconfiguration. The edge detector is configured by writing into the EDGE\_SEL bits of the Port Interrupt Configuration register, GPIO\_PRTx\_INTR\_CFG, as shown in Table 7-9.

Table 7-9. Edge Detector Configuration

EDGE_SEL	Configuration
00	Interrupt is disabled
01	Interrupt on Rising Edge
10	Interrupt on Falling Edge
11	Interrupt on Both Edges

Besides the pins, edge detector is also present at the glitch filter output. This filter can be used on one of the pins of a port. The pin is selected by writing to the FLT\_SEL field of the GPIO\_PRTx\_INTR\_CFG register as shown in Table 7-10.

Table 7-10. Glitch filter Input Selection

FLT_SEL	Selected Pin
000	Pin 0 is selected
001	Pin 1 is selected
010	Pin 2 is selected
011	Pin 3 is selected
100	Pin 4 is selected
101	Pin 5 is selected
110	Pin 6 is selected
111	Pin 7 is selected

The edge detector outputs of a port are ORed together and then routed to the interrupt controller (NVIC in the CPU subsystem). Thus, there is only one interrupt vector per port. On a pin interrupt, it is required to know which pin caused an interrupt. This is done by reading the Port Interrupt Status

register, GPIO PRTx INTR. This register not only includes the information on which pin triggered the interrupt, it also includes the pin status: it allows the CPU to read both information in a single read operation. This register has one more important use - to clear the interrupt. Writing '1' to the corresponding status bit clears the pin interrupt. It is important to clear the interrupt status bit; otherwise, the interrupt will occur repeatedly for a single trigger or respond only once for multiple triggers, which is explained later in this section. Also, note that when the Port Interrupt Control Status register is read when an interrupt is occurring on the corresponding port, it can result in the interrupt not being properly detected. Therefore, when using GPIO interrupts, it is recommended to read the status register only inside the corresponding interrupt service routine and not in any other part of the code. Table 7-11 shows the Port Interrupt Status register bit fields.

Table 7-11. Port Interrupt Status Register

GPIO_PRTx_INTR	Description	
0000b to 0111b	Interrupt status on pin 0 to pin 7. Writing '1' to the corresponding bit clears the interrupt	
1000b	Interrupt status from the glitch filter	
10000b to 10111	Pin 0 to Pin 7 status	
11000b	Glitch filter output status	

The edge detector block output is routed to the Interrupt Source Multiplexer shown in Figure 6-3 on page 54, which gives an option of Level and Rising Edge detect. If the Level option is selected, an interrupt is triggered repeatedly as long as the Port Interrupt Status register bit is set. If the Rising Edge detect option is selected, an interrupt is triggered only once if the Port Interrupt Status register is not cleared. Thus, it is important to clear the interrupt status bit if the Edge Detect block is used.



### 7.9 Peripheral Connections

#### 7.9.1 Firmware Controlled GPIO

See Table 7-3 to know the HSIOM settings for a firmware controlled GPIO. GPIO\_PRTx\_DR is the data register used to read and write the output data for the GPIOs. A write operation to this register changes the GPIO output to the written value. Note that a read operation reflects the output data written to this register and not the current state of the GPIOs. Using this register, read-modify-write sequences can be safely performed on a port that has both input and output GPIOs.

In addition to the data register, three other registers – GPIO\_PRTx\_DR\_SET, GPIO\_PRTx\_DR\_CLR, and GPIO\_PRTx\_INV – are provided to set, clear, and invert the output data respectively of a specific pin in a port without affecting other pins. Writing '1' into these registers will set, clear, or invert; writing '0' will have no affect on the pin status.

GPIO\_PRTx\_PS is the I/O pad register that provides the state of the GPIOs when read. Writes to this register have no effect.

### 7.9.2 Analog I/O

Analog resources, such as LPCOMP, SARMUX, and CTBm, which require low-impedance routing paths have dedicated pins. Dedicated analog pins provide direct connections to specific analog blocks. They help improve performance and should be given priority over other pins when using these

analog resources. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details on these dedicated pins.

To configure a GPIO as a dedicated analog I/O, it should be configured in high-impedance analog mode (see Table 7-2) and the respective connection should be enabled in the specific analog resource. This can be done via registers associated with the respective analog resources.

To configure a GPIO as an analog pin connecting to AMUX-BUS, it should be configured in high-impedance analog mode and then routed to AMUXBUS using the HSIOM PORT SELx register.

#### 7.9.3 LCD Drive

All GPIOs have the capability of driving an LCD common or segment. HSIOM\_PORT\_SELx registers are used to select the pins for LCD drive. See the LCD Direct Drive chapter on page 239 for details.

### 7.9.4 CapSense

The pins that support CSD can be configured as CapSense widgets such as buttons, slider elements, touchpad elements, or proximity sensors. CapSense also requires external tank capacitors and shield lines. Table 7-12shows the GPIO and HSIOM settings required for CapSense. See the CapSense chapter on page 261 for more information.

Table 7-12. CapSense Settings

CapSense Pin	GPIO Drive Mode (GPIO_PRTx_PC)	Digital Input Buffer Setting (GPIO_PRTx_PC2)	HSIOM Setting
Sensor	High-Impedance Analog	Disable Buffer	CSD_SENSE
Shield	High-Impedance Analog	Disable Buffer	CSD_SHIELD
CMOD (normal operation)	High-Impedance Analog	Disable Buffer	AMUXBUS A or CSD_COMP
CMOD (GPIO precharge, only available in select GPIO)	High-Impedance Analog	Disable Buffer	AMUXBUS B or CSD_COMP
CSH TANK (GPIO precharge, only available in select GPIO)	High-Impedance Analog	Disable Buffer	AMUXBUS B or CSD_COMP



### 7.9.5 Serial Communication Block (SCB)

SCB, which can be configured as UART, I<sup>2</sup>C, and SPI, has dedicated connections to the pin. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details on these dedicated pins. When the UART and SPI mode is used, the SCB controls the digital output buffer drive mode for the input pin to keep the pin in the high-impedance state. That is, the SCB block disables the output buffer at the UART Rx pin and MISO pin when configured as SPI master, and MOSI and select line when configured as SPI slave. This functionality overrides the drive mode settings, which is done using the GPIO\_PRTx\_PC register.

### 7.9.6 Timer, Counter, and Pulse Width Modulator (TCPWM) Block

TCPWM has dedicated connections to the pin. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details on these dedicated pins. Note that when the TCPWM block inputs such as start and stop are taken from the pins, the drive mode can be only high-z digital because the TCPWM block disables the output buffer at the input pins.

### 7.10 Registers

Table 7-13. I/O Registers

Name	Description
GPIO_PRTx_DR	Port Output Data Register
GPIO_PRTx_DR_SET	Port Output Data Set Register
GPIO_PRTx_DR_CLR	Port Output Data Clear Register
GPIO_PRTx_DR_INV	Port Output Data Inverting Register
GPIO_PRTx_PS	Port Pin State Register - Reads the logical pin state of I/O
GPIO_PRTx_PC	Port Configuration Register - Configures the output drive mode, input threshold, and slew rate
GPIO_PRTx_PC2	Port Secondary Configuration Register - Configures the input buffer of I/O pin
GPIO_PRTx_INTR_CFG	Port Interrupt Configuration Register
GPIO_PRTx_INTR	Port Interrupt Status Register
HSIOM_PORT_SELx	HSIOM Port Selection Register
PRGIO_PRTx_CTL	Smart I/O port control register
PRGIO_PRTx_SYNC_CTL	Smart I/O Synchronization control register
PRGIO_PRTx_LUT_SELy	Smart I/O y <sup>th</sup> LUT component input selection register
PRGIO_PRTx_LUT_CTLy	Smart I/O y <sup>th</sup> LUT component control register
PRGIO_PRTx_DU_SEL	Smart I/O data unit input selection register
PRGIO_PRTx_DU_CTL	Smart I/O data unit control register
PRGIO_PRTx_DATA	Smart I/O data unit input data source register

**Note** The 'x' in the GPIO register name denotes the port number. For example, GPIO\_PTR1\_DR is the Port 1 output data register. The 'x' in the Smart I/O register name denotes the Smart I/O port number. The Smart I/O port number and the actual port number may vary. See 7.5 Smart I/O on page 71 for details.



# 8. Clocking System



The PSoC® 4 clock system includes these clock resources:

- Two internal clock sources:
  - □ 24–48 MHz internal main oscillator (IMO) with ±2 percent accuracy across all frequencies with trim
  - □ 40-kHz internal low-speed oscillator (ILO) with ±60 percent accuracy with trim (can be calibrated using the IMO)
- Three external clock sources:
  - □ External clock (EXTCLK) generated using a signal from an I/O pin
  - ☐ External 4- to 33-MHz crystal oscillator (ECO)
  - ☐ External 32-kHz watch crystal oscillator (WCO)
- High-frequency clock (HFCLK) of up to 48 MHz, selected from IMO, ECO, external clock, or PLL
- Low-frequency clock (LFCLK) sourced by ILO or WCO
- Dedicated prescaler for system clock (SYSCLK) of up to 48 MHz sourced by HFCLK
- Twelve 16-bit peripheral clock dividers
- Six fractional dividers (five 16.5 fractional dividers and one 24.5 fractional divider) for accurate clock generation
- Nineteen digital and analog peripheral clocks

### 8.1 Block Diagram

Figure 8-1 gives a generic view of the clocking system in PSoC 4 devices.

- HFCLK SYSCLK SYSCLK Prescaler Peripheral Dividers EXTCLK⊠ (/16)IMO PER0 CLK ECO and PLL subsyste (EXCO) ECO Divider 11 PLL Fractional Divider 0 (/16.5)PER18\_CLK Watch crystal oscillator subsystem (WCO) Fractional wco WDT (/16.5)counters Fractional Divider 5 (/24.5)ILO LFCLK

Figure 8-1. Clocking System Block Diagram



The six clock sources in the device are IMO, ECO, EXTCLK, WCO, and ILO, as shown in Figure 8-1. There is a PLL that can be configured to take clock sources from the IMO or the ECO. The PLL output frequency can be as high as 104 MHz. Although the PLL output frequency can be as high as 104 MHz, not all blocks accept frequencies higher than 48 MHz. See 8.2.5 PLL on page 88 for details. The HFCLK mux selects the HFCLK source from the EXTCLK, ECO,PLL (through the EXCO mux) or the IMO. The HFCLK frequency can be a maximum of 48 MHz.

#### 8.2 Clock Sources

#### 8.2.1 Internal Main Oscillator

The internal main oscillator (IMO) is an accurate, high-speed internal (crystal-less) oscillator that is available as the main clock source during Active and Sleep modes. It is the default clock source for the device. Its frequency can be changed in 4-MHz steps between 24 MHz and 48 MHz, with an accuracy of ±2 percent.

The IMO frequency is changed using the CLK\_IMO\_SELECT register. The default frequency is 24 MHz.


Table 8-1. IMO Frequency

CLK_IMO_SELECT[2:0]	Nominal IMO Frequency
0	24 MHz
1	28 MHz
2	32 MHz
3	36 MHz
4	40 MHz
5	44 MHz
6	48 MHz

To get the accurate IMO frequency, trim registers are provided – CLK\_IMO\_TRIM1 provides coarse trimming with a step size of 120 kHz, CLK\_IMO\_TRIM2 is for fine trimming with a step size of 15 kHz, and the TCTRIM field in CLK\_IMO\_TRIM3 is for temperature compensation. Trim settings are generated during manufacturing for every frequency that can be selected by CLK\_IMO\_SELECT. These trim settings are stored in SFLASH.

The trim settings are loaded during device startup; however, firmware can load new trim values and change the frequency in run time. Follow the algorithm in Figure 8-2 to change the IMO frequency.

Figure 8-2. Change IMO Frequency



#### 8.2.1.1 Startup Behavior

After reset, the IMO is configured for 24-MHz operation. During the "boot" portion of startup, trim values are read from flash and the IMO is configured to achieve datasheet specified accuracy.

#### 8.2.1.2 Programming Clock (36-MHz)

IMO must be set to 48 MHz to program the flash. It is used to drive the charge pumps of flash and for program/erase timing purposes.



### 8.2.2 Internal Low-speed Oscillator

The internal low-speed oscillator operates with no external components and outputs a stable clock at 40-kHz nominal. The ILO is relatively low power and low accuracy. It can be calibrated periodically using a higher accuracy, high-frequency clock to improve accuracy. The ILO is available in all power modes. The ILO is used as the system low-frequency clock LFCLK in the device. The ILO is a relatively inaccurate (±60 percent overvoltage and temperature) oscillator, which is used to generate low-frequency clocks. If calibrated against the IMO when in operation, the ILO is accurate to ±10 percent for stable temperature and voltage. The ILO is enabled and disabled with register CLK\_ILO\_CONFIG bit ENABLE.

### 8.2.3 External Clock (EXTCLK)

The external clock (EXTCLK) is a MHz range clock that can be generated from a signal on a designated PSoC 4 pin. This clock may be used instead of the IMO as the source of the system high-frequency clock, HFCLK. The allowable range of external clock frequencies is 1–48 MHz. The device always starts up using the IMO and the external clock must be enabled in user mode; so the device cannot be started from a reset, which is clocked by the external clock.

When manually configuring a pin as the input to the EXTCLK, the drive mode of the pin must be set to high-impedance digital to enable the digital input buffer. See the I/O System chapter on page 65 for more details.

### 8.2.4 External Crystal Oscillator (ECO)

The PSoC 4 device contains an oscillator to drive an external 4-MHz to 33.33-MHz crystal. This clock source is built using an oscillator circuit in PSoC. The circuit employs an external crystal that needs to be populated on the external crystal pins of the PSoC.

The ECO can be enabled by using the ECO\_CONFIG.CLK\_EN (bit 0) and ECO\_CONFIG.ENABLE (bit 31) register bit fields.

### 8.2.4.1 ECO Trimming

The ECO supports a wide variety of crystals and ceramic resonators with the nominal frequency range specification of f = 4 MHz - 33.333 MHz. The crystal manufacturer typically provides numerical values for parameters, namely the maximum drive level (DL), the equivalent series resistance (ESR) and the parallel load capacitance ( $C_L$ ). These parameters can be used to calculate the transconductance ( $C_L$ ) and the maximum peak-to-peak value ( $C_L$ ).

Maximum peak to peak value:

$$V_{PP} = 2 \times \frac{\sqrt{\frac{2 \times DL}{ESR}}}{4\pi \times f \times C_L}$$

Transconductance:,

$$g_m = 4 \times 5 \times (2\pi \times f \times C_L)^2 \times ESR$$

 $V_{PP}$  < 0.4 V is not supported by the ECO. Similarly,  $g_m$  cannot be greater than or equal to 18 mA/V.

The ATRIM and WDTRIM settings control the trim for amplitude of the oscillator output. Amplitude trim (ATRIM) sets the crystal drive level when AGC is enabled (ECO\_CONFIG.AGC\_EN=1). AGC must be enabled for  $V_{PP} < 2 \text{ V}$  and disabled for all other cases. Based on the  $V_{PP}$  value, the ATRIM and WDTRIM values are set as shown in Table 8-2.

Table 8-2. ATRIM and WDTRIM Setting

VPP	ATRIM	WDTRIM
0.4 V ≤ V <sub>PP</sub> < 0.5 V	0x00	0x00
V <sub>PP</sub> < 0.6 V	0x01	0x00
V <sub>PP</sub> < 0.7 V	0x02	0x01
V <sub>PP</sub> < 0.8 V	0x03	0x01



Table 8-2. ATRIM and WDTRIM Setting

VPP	ATRIM	WDTRIM	
V <sub>PP</sub> < 0.9 V	0x04	0x02	
V <sub>PP</sub> < 1.025 V	0x05	0x02	
V <sub>PP</sub> < 1.15 V	0x06	0x03	
V <sub>PP</sub> < 1.275 V	0x07	0x03	

The GTRIM sets up the trim for amplifier gain and is set based on the  $g_m$  calculated as shown in Table 8-3.

Table 8-3. GTRIM Setting

G <sub>m</sub>	GTRIM
0 mA/V < g <sub>m</sub> ≤ 4.5 mA/V	0x00
4.5 mA/V < g <sub>m</sub> ≤ 9 mA/V	0x01
9 mA/V < g <sub>m</sub> ≤ 13.5 mA/V	0x02
13.5 mA/V < $g_m \le 18$ mA/V	0x03

The FTRIM and RTRIM sets up the trim for the filter characteristics and is set based on the  $g_m$  calculated as shown in Table 8-4.

Table 8-4. FTRIM and RTRIM Setting

Nominal Frequency f (MHz)	RTRIM	FTRIM
f > 30 MHz	0x00	0x00
30 MHz ≥ f > 24 MHz	0x01	0x01
24 MHz ≥ f > 17 MHz	0x02	0x02
17 MHz ≥ f	0x03	0x03

#### 8.2.5 PLL

The PSoC device implements a PLL. The PLL provides highly configurable frequency synthesis. The PLL is configured primarily using two settings P and Q. The P is the feedback divider setting for the PLL and the Q is the reference clock divider. Hence, the output frequency of the PLL is P/Q times the reference clock.

P and Q for the PLL is configured by PLL\_CONFIG. In this register, PLL\_CONFIG[7:0] is the P value and PLL\_CONFIG[13:8] is the Q value. By varying this integer value for the feedback counter (P has eight bits of resolution) and the reference counter (Q has six bits of resolution), the PLL can synthesize a large number of output frequencies from an input reference clock frequency (clk\_ref).

### 8.2.6 Watch Crystal Oscillator (WCO)

The PSoC device contains an oscillator to drive a 32.768-kHz watch crystal. Similar to ILO, WCO is also available in all modes. This clock has low power consumption, which makes it ideal for operation in low-power modes such as the Deep-Sleep mode. The WCO is enabled and disabled with the WCO CONFIG register's ENABLE bit.

WCO can be forced into low-power mode by setting the WCO\_CONFIG[0] bit. Alternatively, the block can be put in the Auto mode where low-power mode transition happens only when the device goes into Deep-Sleep mode. This mode is enabled by setting WCO\_CONFIG[1]. Note that the Auto mode will be overridden if the block is forced to low-power mode by setting WCO\_CONFIG[0]. During the switching, the WCO output can experience some frequency disturbances. Hence, Auto mode is not suggested for high-accuracy applications such as RTC.

The difference in operation between the normal and low-power mode is the amplifier gain. The low-power mode is expected to have a lower amplifier gain to effectively reduce power. The amplifier gain for the two modes can be set in the WCO\_TRIM register.



The IMO supports locking to the WCO. The WCO contains the logic to measure and compare the IMO clock and trim the IMO. The WCO implements a digital phased lock loop scheme to support a clock accuracy of ±1 percent. The IMO trimming logic of the WCO can be enabled by the use of the DPLL\_ENABLE bit of the WCO\_CONFIG. The user firmware, when using this feature, must make sure that there is a minimum time of 500 ms between the WCO enable and the DPLL\_ENABLE events.

### 8.3 Clock Distribution


PSoC 4 clocks are developed and distributed throughout the device, as shown in Figure 8-1. The distribution configuration options are as follows:

- HFCLK input selection
- PLL input selection
- LFCLK input selection
- SYSCLK prescaler configuration
- Peripheral divider configuration

### 8.3.1 HFCLK and PLL Input Selection

Figure 8-3 shows the selection options for HFCLK and PLL.

Figure 8-3. HFCLK and PLL Selection Options



The PLL input has a multiplexer that selects between IMO and ECO output signals. The input selection for the PLL is in the EXCO CLK SELECT[1] register.

For HFCLK, it is a two-stage selection. The two sources ECO and PLL are first multiplexed using an EXCO multiplexer whose selection is configured in EXCO\_CLK\_SELECT[0]. The second multiplexer called the HFCLK multiplexer selects between the EXCO output, IMO, and EXTCLK. This selection is configured in the CLK\_SELECT[1:0] register.

In PSoC 4100S Plus devices, when IMO is used as a reference to the PLL and the ECO is disabled, or ECO crystal is not mounted on the board, the firmware should toggle the CLK\_ECO bit in the EXCO\_PGM\_CLK register to start the PLL. The procedure to toggle the bit is illustrated in CySysClkPllSetSource or CySysClkWriteHfclkDirect APIs in the cy\_boot component. If you are implementing your own drivers, then the toggle procedure should be implemented in the system driver's clocking APIs. The EXCO\_PGM\_CLK register is explained in the *PSoC 4100S Plus: PSoC 4 Registers TRM*.

Toggle the EXCO\_PGM\_CLK.CLK\_ECO bit five times by alternatively writing a 0 and 1 to it after setting the EXCO\_PGM\_CLK.ENABLE bit. After the toggle, clear the EXCO\_PGM\_CLK.ENABLE bit by writing a 0 to start the PLL.

**Low Power Operation:** Note that this procedure should be used when the device exits the Deep-Sleep power mode. The system clock (HFCLK/SYSCLK) source should be changed from PLL to IMO before the devices enters Deep-Sleep mode. After waking up from the Deep-Sleep mode, the system clock source can be changed back from IMO to the PLL.



### 8.3.2 HFCLK Input Selection

HFCLK in PSoC 4 has four input options: IMO, ECO, PLL, and EXTCLK. The ECO and PLL are first selected in a stage to get the ECO and PLL subsystem clock. This input is selected using the ECO.CLK\_SELECT register's CLK\_SELECT bit, as described in Table 8-6. The HFCLK input is selected using the CLK\_SELECT register's HFCLK\_SEL bits, as described in Table 8-5.

Table 8-5. HFCLK Input Selection Bits HFCLK SEL

Name	Description
HFCLK_SEL[2:0]	HFCLK input clock selection 0: IMO. Uses the IMO as the source of the HFCLK 1: EXTCLK. Uses the EXTCLK as the source of the HFCLK 2–7: Reserved. Do not use

Table 8-6. CLK\_SELECT Input Selection Bit

Name	Description
	ECO and PLL subsystem clock selection
CLK_SELECT	0: ECO. Uses the ECO output as the source of the HFCLK
	1: PLL. Uses the PLL output as the source of the HFCLK

Pre-divider is provided for HFCLK to limit the peak current of the device. The divider options are 2, 4, and 8 configured using HFCLK\_DIV bits of the CLK\_SELECT register. Default divider is 4.

### 8.3.3 LFCLK Input Selection

Only the ILO can be the source for LFCLK in the PSoC 4100S device.

### 8.3.4 SYSCLK Prescaler Configuration

The SYSCLK Prescaler allows the device to divide the HFCLK before use as SYSCLK, which allows for non-integer relationships between peripheral clocks and the system clock. SYSCLK must be equal to or faster than all other clocks in the device that are derived from HFCLK. The SYSCLK prescaler is capable of dividing the HFCLK by powers of 2 between 2^0 = 1 and 2^7 = 128. The prescaler divide value is set using register CLK\_SELECT bits SYSCLK\_DIV, as described in Table 8-7. The prescaler is initially configured to divide by 1.

Table 8-7. SYSCLK Prescaler Divide Value Bits SYSCLK DIV

Name	Description
	SYSCLK prescaler divide value
	0: SYSCLK = HFCLK
	1: SYSCLK = HFCLK/2
	2: SYSCLK = HFCLK/4
SYSCLK_DIV[3:0]	3: SYSCLK = HFCLK/8
	4: SYSCLK = HFCLK/16
	5: SYSCLK = HFCLK/32
	6: SYSCLK = HFCLK/64
	7: SYSCLK = HFCLK/128



### 8.3.5 Peripheral Clock Divider Configuration

PSoC 4 has eighteen clock dividers, which include twelve 16-bit clock dividers, five 16.5-bit fractional clock dividers, and one 24.5-bit fractional clock divider. Fractional clock dividers allow the clock divisor to include a fraction of 0..31/32. The formula for the output frequency of a fractional divider is Fout = Fin / (INT16\_DIV + (FRAC5\_DIV/32)). For example, a 16.5-divider with an integer divide value of 2 (INT16\_DIV=3, FRAC5\_DIV=0), produces signals to generate a 16-MHz clock from a 48-MHz HFCLK. A 16.5-divider with an integer divide value of 3 (INT16\_DIV=3, FRAC5\_DIV=0), produces signals to generate a 12-MHz clock from a 48-MHz HFCLK. A 16.5-divider with an integer divide value of 2 (INT16\_DIV=3) and a fractional divider of 16 (FRAC5\_DIV=16) produces signals to generate a 13.7-MHz clock from a 48-MHz HFCLK. Not all 13.7-MHz clock periods are equal in size; half of them will be 3 HFCLK cycles and half of them will be 2 HFCLK cycles.

Fractional dividers are useful when a high-precision clock is required (for example, for a UART/SPI serial interface). Fractional dividers are not used when a low jitter clock is required, because the clock periods have a jitter of 1 HFCLK cycle.

The divide value for each of the 12 integer clock dividers are configured with the PERI\_DIV\_16\_CTLx registers and the five 16.5-bit fractional clock dividers are configured with the PERI\_DIV\_16\_5\_CTLx registers. Table 8-8 and Table 8-9 describe the configurations for these registers. The 24.5-bit fractional divider is configured using the PERI\_DIV\_24\_5\_CTL0 register. Table 8-10 describes the configuration for these registers.

Table 8-8. Non-Fractional Peripheral Clock Divider Configuration Register PERI\_DIV\_16\_CTLx

Bits	Name	Description
0	ENABLE_x	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
23:8	INT16_DIV_x	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65536].

Table 8-9. Fractional Peripheral Clock Divider Configuration Register PERI DIV 16 5 CTLx

Bits	Name	Description
0	ENABLE_x	Divider enabled. HW sets this field to '1' as a result of an ENABLE command. HW sets this field to '0' as a result on a DISABLE command.
7:3	FRAC5_DIV_x	Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32].  Note that fractional division results in clock jitter as some clock periods may be 1 "clk_hf" cycle longer than other clock periods.
23:8	INT16_DIV_x	Integer division by (1+INT16_DIV). Allows for integer divisions in the range [1, 65,536].

Table 8-10. Fractional Peripheral Clock Divider Configuration Register PERI DIV 24 5 CTL0

Bits	Name	Description
0	ENABLE_0	Divider enabled. Hardware sets this field to '1' as a result of an ENABLE command and to '0' as a result of a DISABLE command.
7:3	FRAC5_DIV_0	Fractional division by (FRAC5_DIV/32). Allows for fractional divisions in the range [0, 31/32]. Note that fractional division results in clock jitter as some clock periods may be 1 clk_hf cycle longer than other clock periods.
31:8	INT24_DIV_0	Integer division by (1+INT24_DIV). Allows for integer divisions in the range [1, 16,777,216].

Each divider can be enabled using the PERI\_DIV\_CMD register. This register acts as the command register for all 16 integer dividers and four fractional dividers. The PERI\_DIV\_CMD register format is as follows.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Description	Enable	Disable															PA_SE	L_TYPE		P/	\_SE	L_DIV			SEL_	TYPE		,	EL_	DI۱	/	

The SEL\_TYPE field specifies the type of divider being configured. This field is '1' for the 16-bit integer divider, '2' for the 16.5-bit fractional divider, and '3' for the 24.5-bit fractional divider.

The SEL\_DIV field specifies the number of the specific divider being configured. For the integer dividers, this number ranges from 0 to 15. For fractional dividers, this field is any value in the range 0 to 3. When SEL\_TYPE = 63 and SEL\_TYPE = 3, no divider is specified.



The (PA\_SEL\_TYPE, PA\_SEL\_DIV) field pair allows a divider to be phase-aligned with another divider. The PA\_SEL\_DIV specifies the divider which is phase aligned. Any enabled divider can be used as a reference. The PA\_SEL\_TYPE specifies the type of the divider being phase aligned. When PA\_SEL\_DIV = 63 and PA\_SEL\_TYPE = 3, HFCLK is used as a reference.

Consider a 48-MHz HFCLK and a need for a 12-MHz divided clock A and a 8-MHz divided clock B. Clock A uses a 16-bit integer divider 0 and is created by aligning it to HF\_CLK ((PA\_SEL\_TYPE, PA\_SEL\_DIV) is (3, 63)) and DIV\_16\_CTL0.INT16\_DIV is 3. Clock B uses the integer divider 1 and is created by aligning it to clock A ((PA\_SEL\_TYPE, PA\_SEL\_DIV)) is (1, 0)) and DIV\_16\_CTL1.INT16\_DIV is 5. This guarantees that clock B is phase-aligned with clock A as the smallest common multiple of the two clock periods is 12 HFCLK cycles, the clocks A and B will be aligned every 12 HFCLK cycles. Note that clock B is phase-aligned to clock A, but still uses HFCLK as a reference clock for its divider value.

Each peripheral block in PSoC has a unique peripheral clock (PERI#\_CLK) associated with it. Each of the peripheral clocks have a multiplexed input, which can take the input clock from any of the existing clock dividers.

Table 8-11 shows the mapping of the mux output to the corresponding peripheral blocks (shown in Figure 8-1). Any of the peripheral clock dividers can be mapped to a specific peripheral by using their respective PERI PCLK CTLx register.

Table 8-11. Peripheral Clock Multiplexer Output Mapping

PERI#_CLK	Peripheral
0	SCB0
1	SCB1
2	SCB2
3	SCB3
4	SCB4
5	CSD
6	TCPWM0
7	TCPWM1
8	TCPWM2
9	TCPWM3
10	TCPWM4
11	TCPWM5
12	TCPWM6
13	TCPWM7
14	SmartIO
15	SmartIO
16	SmartIO
17	LCD
18	SAR ADC

Table 8-12. Programmable Clock Control Register - PERI PCLK CTLx

Bits	Name	Description
5:0	SEL_DIV	Specifies one of the dividers of the divider type specified by SEL_TYPE. If SEL_DIV is "4" and SEL_TYPE is "1", then the fifth (zero being first) 16-bit clock divider will be routed to the mux output for peripheral clock_x. Similarly, if SEL_DIV is "0" and SEL_TYPE is "2", then the first 16.5 clock divider will be routed to the mux output.
7:6	SEL_TYPE	0: Do not use 1: 16.0 (integer) clock dividers 2: 16.5 (fractional) clock dividers 3: 24.5 (fractional) clock dividers



## 8.4 Low-Power Mode Operation

The high-frequency clocks including the IMO, EXTCLK, ECO, HFCLK, SYSCLK, PLL and peripheral clocks operate only in Active and Sleep modes. The ILO, WCO, and LFCLK operate in all power modes.

## 8.5 Register List

Table 8-13. Clocking System Register List

Register Name	Description
CLK_IMO_TRIM1	IMO Trim Register - This register contains IMO trim for course correction.
CLK_IMO_TRIM2	IMO Trim Register - This register contains IMO trim for fine correction.
CLK_IMO_TRIM3	IMO Trim Register - This register contains the temperature compensation trim settings for IMO and trim settings to adjust the step size of the course and fine correction of IMO frequency.
PWR_BG_TRIM1	Bandgap Trim Registers - These registers control the trim of the bandgap reference, allowing manipulation of
PWR_BG_TRIM2	the voltage references in the device.
CLK_ILO_CONFIG	ILO Configuration Register - This register controls the ILO configuration.
CLK_IMO_CONFIG	IMO Configuration Register - This register controls the IMO configuration.
CLK_SELECT	Clock Select - This register controls clock tree configuration, selecting different sources for the system clocks.
EXCO_CLK_SELECT	Clock select for ECO and PLL subsystem - This register controls selecting the PLL input and output of the ECO and PLL subsystem.
ECO_CONFIG	This register controls the ECO configuration.
PLL_CONFIG	This register controls the PLL configuration.
WCO_CONFIG	WCO Enable. This register enables or disables the external watch crystal oscillator.
PERI_DIV_16_CTLx	Peripheral Clock Divider Control Registers - These registers configure the peripheral clock dividers, setting integer divide value, and enabling or disabling the divider.
PERI_DIV_16_5_CTLx	Peripheral Clock Fractional Divider Control Registers - These registers configure the peripheral clock dividers, setting fractional divide value, and enabling or disabling the divider.
PERI_PCLK_CTLx	Programmable Clock Control Registers - These registers are used to select the input clocks to peripherals.
PERI_DIV_24_5_CTLx	Peripheral Clock Fractional Divider Control Registers - These registers configure the peripheral clock dividers, setting the fractional divide value and enabling or disabling the divider.



# 9. Power Supply and Monitoring



 $PSoC^{\otimes}$  4 is capable of operating from a 1.71 V to 5.5 V externally supplied voltage. This is supported through one of the two following operating ranges:

- 1.80 V to 5.50 V supply input to the internal regulators
- 1.71 V to 1.89 V<sup>1</sup> direct supply

There are two internal regulators to support the various power modes - Active digital regulator and Deep-Sleep regulator.

### 9.1 Block Diagram

Note: Do not connect external load to V<sub>CCD</sub>

| Digital Regulator | Deep-Sleep Regulator |

Figure 9-1. Power System Block Diagram

Figure 9-1 shows the power system diagram and all the power supply pins. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V<sub>DDA</sub> input. There is a separate regulator for Deep-Sleep mode.

The supply voltage range is 1.71 V to 5.5 V with all functions and circuits operating in that range. The device allows two distinct modes of power supply operation: unregulated external supply and regulated external supply modes.

<sup>1.</sup> When the system supply is in the range 1.80 V to 1.89 V, both direct supply and internal regulator options can be used. The selection can be made depending on the user's system capability. Note that the supply voltage cannot go above 1.89 V for the direct supply option because it will damage the device. It should not go below 1.80 V for the internal regulator option because the regulator will turn off.



### 9.2 Power Supply Scenarios

The following diagrams illustrate the different ways in which the device is powered.

### 9.2.1 Single 1.8 V to 5.5 V Unregulated Supply

If a 1.8-V to 5.5-V supply is to be used as the unregulated power supply input, it should be connected as shown in Figure 9-2.

Figure 9-2. Single Regulated V<sub>DDD</sub> Supply

In this mode, the device is powered by an external power supply that can be anywhere in the range of 1.8 V to 5.5 V. This range is also designed for battery-powered operation; for instance, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator supplies the internal logic. The  $V_{CCD}$  output must be bypassed to ground via a 0.1  $\mu$ F external ceramic capacitor.

Bypass capacitors are also required from  $V_{DDD}$  to ground; typical practice for systems in this frequency range is to use a bulk capacitor in the 1  $\mu$ F to 10  $\mu$ F range in parallel with a smaller ceramic capacitor (0.1  $\mu$ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

### 9.2.2 Direct 1.71 V to 1.89 V Regulated Supply

In direct supply configuration,  $V_{CCD}$  and  $V_{DDD}$  are shorted together and connected to a 1.71-V to 1.89-V supply. This regulated supply should be connected to the device, as shown in Figure 9-3.



1.71 V - 1.89 V V<sub>DDA</sub>

V<sub>DDA</sub>

V<sub>CCD</sub> PSoC 4

V<sub>SSD</sub>

V<sub>SSA</sub>

Figure 9-3. Single Unregulated V<sub>DDD</sub> Supply

In this mode,  $V_{CCD}$  and  $V_{DDD}$  pins are shorted together and bypassed. The internal regulator should be disabled in firmware. See 9.3.1.1 Active Digital Regulator on page 97 for details.

### 9.3 How It Works

The regulators in Figure 9-1 power the various domains of the device. All the core regulators draw their input power from the  $V_{DDD}$  pin supply. The analog circuits run directly from the  $V_{DDA}$  input.

### 9.3.1 Regulator Summary

#### 9.3.1.1 Active Digital Regulator

Table 9-1. Regulator Status in Different Power Modes

Mode	Active Digital Regulator	Deep-Sleep Regulator	
Deep-Sleep	Off	On	
Sleep	On	On	
Active	On	On	

For external supplies from 1.8 V and 5.5 V, the Active digital regulator provides the main digital logic in Active and Sleep modes. This regulator has its output connected to a pin (V<sub>CCD</sub>) and requires an external decoupling capacitor (1  $\mu F$  X5R).

For supplies below 1.8 V,  $V_{CCD}$  must be supplied directly. In this case,  $V_{CCD}$  and  $V_{DDD}$  must be shorted together, as shown in Figure 9-3.

The Active digital regulator can be disabled by setting the EXT\_VCCD bit in the PWR\_CONTROL register. This action reduces the power consumption in direct supply mode. The Active digital regulator is available only in Active and Sleep power modes.

### 9.3.1.2 Deep-Sleep Regulator

This regulator supplies the circuits that remain powered in Deep-Sleep mode, such as the ILO, WCO, and SCB ( $I^2C/SPI$ ), and low-power comparator. The Deep-Sleep regulator is available in all power modes. In Active and Sleep power modes, the main output of this regulator is connected to the output of the Active digital regulator ( $V_{CCD}$ ).

### 9.4 Voltage Monitoring

The voltage monitoring system includes power-on-reset (POR) brownout detection (BOD).

### 9.4.1 Power-On-Reset (POR)

POR circuits provide a reset pulse during the initial power ramp. POR circuits monitor  $V_{CCD}$  voltage. Typically, the POR circuits are not very accurate with respect to trip-point. POR circuits are used during initial chip power-up and then disabled.

### 9.4.1.1 Brownout-Detect (BOD)

The BOD circuit protects the operating or retaining logic from possibly unsafe supply conditions by applying reset to the device. BOD circuit monitors the  $V_{CCD}$  voltage. The BOD circuit generates a reset if a voltage excursion dips below the minimum  $V_{CCD}$  voltage required for safe operation (see the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details). The system will not come out of RESET until the supply is detected to be valid again.

To ensure reliable operation of the device, the watchdog timer should be used in all designs. Watchdog timer provides protection against abnormal brownout conditions that may compromise the CPU functionality. See Watchdog Timer chapter on page 105 for more details.



## 9.5 Register List

Table 9-2. Power Supply and Monitoring Register List

Register Name	Description
PWR_CONTROL	Power Mode Control Register – This register allows configuration of device power modes and regulator activity.

# 10. Chip Operational Modes



PSoC® 4 is capable of executing firmware in four different modes. These modes dictate execution from different locations in flash and ROM, with different levels of hardware privileges. Only three of these modes are used in end-applications; debug mode is used exclusively to debug designs during firmware development.

PSoC 4's operational modes are:

- Boot
- User
- Privileged
- Debug

### 10.1 Boot

Boot mode is an operational mode where the device is configured by instructions hard-coded in the device SROM. This mode is entered after the end of a reset, provided no debug-acquire sequence is received by the device. Boot mode is a privileged mode; interrupts are disabled in this mode so that the boot firmware can set up the device for operation without being interrupted. During boot mode, hardware trim settings are loaded from flash to guarantee proper operation during power-up. When boot concludes, the device enters user mode and code execution from flash begins. This code in flash may include automatically generated instructions from the PSoC Creator IDE that will further configure the device.

#### 10.2 User

User mode is an operational mode where normal user firmware from flash is executed. User mode cannot execute code from SROM. Firmware execution in this mode includes the automatically generated firmware by the PSoC Creator IDE and the firmware written by the user. The automatically generated firmware can govern both the firmware startup and portions of normal operation. The boot process transfers control to this mode after it has completed its tasks.

### 10.3 Privileged

Privileged mode is an operational mode, which allows execution of special subroutines that are stored in the device ROM. These subroutines cannot be modified by the user and are used to execute proprietary code that is not meant to be interrupted or observed. Debugging is not allowed in privileged mode.

The CPU can transition to privileged mode through the execution of a system call. For more information on how to perform a system call, see "Performing a System Call" on page 298. Exit from this mode returns the device to user mode.

### 10.4 Debug

Debug mode is an operational mode that allows observation of the PSoC 4 operational parameters. This mode is used to debug the firmware during development. The debug mode is entered when an SWD debugger connects to the device during the acquire time window, which occurs during the device reset. Debug mode allows IDEs such as PSoC Creator and ARM MDK to debug the firmware. Debug mode is only available on devices in open mode (one of the four protection modes). For more details on the debug interface, see the Program and Debug Interface chapter on page 289.

For more details on protection modes, see the Device Security chapter on page 113.



## 11. Power Modes



The PSoC<sup>®</sup> 4 provides three power modes, intended to minimize the average power consumption for a given application. The power modes, in the order of decreasing power consumption, are:

- Active
- Sleep
- Deep-Sleep

Active, Sleep, and Deep-Sleep are standard ARM-defined power modes, supported by the ARM CPUs.

The power consumption in different power modes is controlled by using the following methods:

- Enabling/disabling peripherals
- Powering on/off internal regulators
- Powering on/off clock sources
- Powering on/off other portions of the PSoC 4

Figure 11-1 illustrates the various power modes and the possible transitions between them.

Figure 11-1. Power Mode Transitions State Diagram

Note: ARM nomenclature for Deep-Sleep power mode is 'SLEEPDEEP'.



Table 11-1 illustrates the power modes offered by PSoC 4.

Table 11-1. PSoC 4 Power Modes

Power Mode	Description	Entry Condition	Wakeup Sources	Active Clocks	Wakeup Action	Available Regulators
Active	Primary mode of operation; all peripherals are available (programmable).	Wakeup from other power modes, inter- nal and external resets, brownout, power on reset	Not applicable	All (programma- ble)	N/A	All regulators are available. The Active digital regulator can be disabled if external regulation is used.
Sleep	CPU enters Sleep mode and SRAM is in retention; all peripherals are avail- able (programmable).	Manual register write	Any enabled interrupt	All (programma- ble) except CPU clock	Interrupt	All regulators are available. The Active digital regulator can be disabled if external regulation is used.
Deep- Sleep	All internal supplies are driven from the Deep-Sleep regulator. IMO and high-speed peripherals are off. Only the low-frequency clock is available.  Interrupts from low-speed, asynchronous, or low-power analog peripherals can cause a wakeup.	Manual register write	GPIO interrupt, low-power comparator, SCB, watch- dog timer	ILO (40 kHz), WCO (32 kHz)	Interrupt	Deep-Sleep regulator

In addition to the wakeup sources mentioned in Table 11-1, external reset (XRES) and brownout reset bring the device to Active mode from any power mode.

### 11.1 Active Mode

Active mode is the primary power mode of the PSoC device. This mode provides the option to use every possible subsystem/ peripheral in the device. In this mode, the CPU is running and all the peripherals are powered. The firmware may be configured to disable specific peripherals that are not in use, to reduce power consumption.

### 11.2 Sleep Mode

This is a CPU-centric power mode. In this mode, the Cortex-M0+ CPU enters Sleep mode and its clock is disabled. It is a mode that the device should come to very often or as soon as the CPU is idle, to accomplish low power consumption. It is identical to Active mode from a peripheral point of view. Any enabled interrupt can cause wakeup from Sleep mode.

### 11.3 Deep-Sleep Mode

In Deep-Sleep mode, the CPU, SRAM, and high-speed logic are in retention. The high-frequency clocks, including HFCLK and SYSCLK, are disabled. Optionally, the internal low-frequency (40 kHz) oscillator and watch crystal oscillator (WCO) remain on and low-frequency peripherals continue to operate. Digital peripherals that do not need a clock or receive a clock from their external interface (for example, I<sup>2</sup>C slave) continue to operate. Interrupts from low-speed, asynchronous or low-power analog peripherals can cause a wakeup from Deep-Sleep mode. CTBm can also operate in this mode with reduced power and bandwidth. For details on power consumption and CTBm bandwidth, refer to the PSoC 4100S datasheet and PSoC 4100S Plus datasheet.

The available wakeup sources are listed in Table 11-3.



## 11.4 Power Mode Summary

Table 11-3 illustrates the peripherals available in each low-power mode; Table 11-3 illustrates the wakeup sources available in each power mode.

Table 11-2. Available Peripherals

Peripheral	Active	Sleep	Deep-Sleep
CPU	Available	Retention <sup>a</sup>	Retention
SRAM	Available	Retention	Retention
High-speed peripherals	Available	Available	Retention
Low-speed peripherals	Available	Available	Available (optional)
Internal main oscillator (IMO)	Available	Available	Not Available
Internal low-speed oscillator (ILO, 40 kHz)	Available	Available	Available (optional)
Asynchronous peripherals (peripherals that do not run on internal clock)	Available	Available	Available
Power-on-reset, Brownout detection	Available	Available	Available
Analog mux bus connection	Available	Available	Available
GPIO output state	Available	Available	Available

a. The configuration and state of the peripheral is retained. Peripheral continues its operation when the device enters Active mode.

Table 11-3. Wakeup Sources

Power Mode	Wakeup Source	Wakeup Action
Sleep	Any enabled interrupt source	Interrupt
	Any reset source	Reset
Deep-Sleep	GPIO interrupt	Interrupt
	I2C address match	Interrupt
	Watchdog timer	Interrupt/Reset
	Low-power comparator	Interrupt
	CTBm	Interrupt

**Note:** In addition to the wakeup sources mentioned in Table 11-3, external reset (XRES) and brownout reset bring the device to Active mode from any power mode. XRES and brownout trigger a full system restart. All the states including frozen GPIOs are lost. In this case, the cause of wakeup is not readable after the device restarts.



### 11.5 Low-Power Mode Entry and Exit

A Wait For Interrupt (WFI) instruction from the Cortex-M0+ (CM0+) triggers the transitions into Sleep and Deep-Sleep mode. The Cortex-M0+ can delay the transition into a low-power mode until the lowest priority ISR is exited (if the SLEEPONEXIT bit in the CM0 System Control Register is set).

The transition to Sleep and Deep-Sleep modes are controlled by the flags SLEEPDEEP in the CM0P System Control Register (CM0P SCR).

- Sleep is entered when the WFI instruction is executed, SLEEPDEEP = 0.
- Deep-Sleep is entered when the WFI instruction is executed, SLEEPDEEP = 1.

The LPM READY bit in the PWR\_CONTROL register shows the status of Deep-Sleep regulator. If the firmware tries to enter Deep-Sleep mode before the regulators are ready, then PSoC 4 goes to Sleep mode first, and when the regulators are ready, the device enters Deep-Sleep mode. This operation is automatically done in hardware.

In Sleep and Deep-Sleep modes, a selection of peripherals are available (see Table 11-3), and firmware can either enable or disable their associated interrupts. Enabled interrupts can cause wakeup from low-power mode to Active mode. Additionally, any RESET returns the system to Active mode. See the Interrupts chapter on page 53 and the Reset System chapter on page 111 for details.

### 11.6 Register List

Table 11-4. Power Mode Register List

Register Name	Description	
CM0P_SCR	System Control - Sets or returns system control data.	
PWR_CONTROL	Power Mode Control - Controls the device power mode options and allows observation of current state.	

104

# 12. Watchdog Timer



The watchdog timer (WDT) is used to automatically reset the device in the event of an unexpected firmware execution path or a brownout that compromises the CPU functionality. The WDT runs from the LFCLK, generated by the ILO. The timer must be serviced periodically in firmware to avoid a reset. Otherwise, the timer will elapse and generate a device reset. The WDT can be used as an interrupt source or a wakeup source in low-power modes.

#### 12.1 Features

The WDT has these features:

- System reset generation after a configurable interval
- Periodic interrupt/wake up generation in Active, Sleep, and Deep-Sleep power modes
- Features a 16-bit free-running counter

### 12.2 Block Diagram

AHB CPU CFG/ Interface STATUS INTERRUPT Subsystem or Register WIC Watchdog Timer Low-Frequency CLK Clock RESET Reset Block (LFCLK)

Figure 12-1. Watchdog Timer Block Diagram

### 12.3 How It Works

The WDT asserts a hardware reset to the device on the third WDT match event, unless it is periodically serviced in firmware. The WDT interrupt has a programmable period of up to 2048 ms. The WDT is a free-running wraparound up-counter with a maximum of 16-bit resolution. The resolution is configurable as explained later in this section.

The WDT\_COUNTER register provides the count value of the WDT. The WDT generates an interrupt when the count value in WDT\_COUNTER equals the match value stored in the WDT\_MATCH register, but it does not reset the count to '0'. Instead, the WDT keeps counting until it overflows (after 0xFFFF when the resolution is set to 16 bits) and rolls back to 0. When the count value again reaches the match value, another interrupt is generated. Note that the match count can be changed when the counter is running.

A bit named WDT\_MATCH in the SRSS\_INTR register is set whenever the WDT interrupt occurs. This interrupt must be cleared by writing a '1' to the WDT\_MATCH bit in SRSS\_INTR to reset the watchdog. If the firmware does not reset the WDT for two consecutive interrupts, the third match event will generate a hardware reset.



The IGNORE\_BITS in the WDT\_MATCH register can be used to reduce the entire WDT counter period. The ignore bits can specify the number of MSBs that need to be discarded. For example, if the IGNORE\_BITS value is 3, then the WDT counter becomes a 13-bit counter. For details, see the WDT\_COUNTER, WDT\_MATCH, and SRSS\_INTR registers in the *PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM*.

When the WDT is used to protect against system crashes, clearing the WDT interrupt bit to reset the watchdog must be done from a portion of the code that is not directly associated with the WDT interrupt. Otherwise, even if the main function of the firmware crashes or is in an endless loop, the WDT interrupt vector can still be intact and feed the WDT periodically.

The safest way to use the WDT against system crashes is to:

- Configure the watchdog reset period such that firmware is able to reset the watchdog at least once during the period, even along the longest firmware delay path.
- Reset the watchdog by clearing the interrupt bit regularly in the main body of the firmware code by writing a '1' to the WDT MATCH bit in SRSS INTR register.
- It is not recommended to reset watchdog in the WDT interrupt service routine (ISR), if WDT is being used as a reset source to protect the system against crashes. Hence, it is not recommended to use WDT reset feature and ISR together.

Follow these steps to use WDT as a periodic interrupt generator:

- 1. Write the desired IGNORE BITS in the WDT MATCH register to set the counter resolution.
- 2. Write the desired match value to the WDT\_MATCH register.
- 3. Clear the WDT MATCH bit in SRSS INTR to clear any pending WDT interrupt.
- 4. Enable the WDT interrupt by setting the WDT MATCH bit in SRSS INTR MASK
- 5. Enable global WDT interrupt in the CM0 ISER register (See the Interrupts chapter on page 53 for details).
- 6. In the ISR, clear the WDT interrupt and add the desired match value to the existing match value. By doing so, another periodic interrupt will be generated when the counter reaches the new match value.

For more details on interrupts, see the Interrupts chapter on page 53.

### 12.3.1 Enabling and Disabling WDT

The watchdog counter is a free-running counter that cannot be disabled. However, it is possible to disable the watchdog reset by writing a key '0xACED8865' to the WDT\_DISABLE\_KEY register. Writing any other value to this register will enable the watchdog reset. If the watchdog system reset is disabled, the firmware does not have to periodically reset the watchdog to avoid a system reset. The watchdog counter can still be used as an interrupt source or wakeup source. The only way to stop the counter is to disable the ILO by clearing the ENABLE bit in the CLK\_ILO\_CONFIG register. The watchdog reset must be disabled before disabling the ILO. Otherwise, any register write to disable the ILO will be ignored. Enabling the watchdog reset will automatically enable the ILO.

Note Disabling the WDT reset is not recommended if:

- Protection is required against firmware crashes
- The power supply can produce sudden brownout events that may compromise the CPU functionality



### 12.3.2 WDT Interrupts and Low-Power Modes

The watchdog counter can send interrupt requests to the CPU in Active power mode and to the WakeUp Interrupt Controller (WIC) in Sleep and Deep-Sleep power modes. It works as follows:

- **Active Mode:** In Active power mode, the WDT can send the interrupt to the CPU. The CPU acknowledges the interrupt request and executes the ISR. The interrupt must be cleared after entering the ISR in firmware.
- Sleep or Deep-Sleep Mode: In this mode, the CPU subsystem is powered down. Therefore, the interrupt request from the WDT is directly sent to the WIC, which will then wake up the CPU. The CPU acknowledges the interrupt request and executes the ISR. The interrupt must be cleared after entering the ISR in firmware.

For more details on device power modes, see the Power Modes chapter on page 101.

#### 12.3.3 WDT Reset Mode

The RESET\_WDT bit in the RES\_CAUSE register indicates the reset generated by the WDT. This bit remains set until cleared or until a power-on reset (POR), brownout reset (BOD), or external reset (XRES) occurs. All other resets leave this bit untouched. For more details, see the Reset System chapter on page 111.



### 12.4 Additional Timers

Besides WDT, there are three additional up-counting timers for general-purpose use – WDT0, WDT1, and WDT2. These three timers are clocked either from ILO or WCO, selected by writing into the WCO\_WDT\_CLKEN register. These timers can run in Active, Sleep, and Deep-Sleep modes and are capable of generating interrupts.




Figure 12-2. WDT Additional Timers Block Diagram

#### 12.4.1 WDT0 and WDT1

These are 16-bit timers, which can be operated in two configurations:

- Free running
- Clear on match (configurable period)

In the free-running mode, the timer counts throughout the 16-bit range. On reaching 65535 (2<sup>16</sup>–1), the timer resets to 0 and starts counting again. In the Clear-on-match mode, the match count written in WDT\_MATCH0 and WDT\_MATCH1 of the WCO\_WDT\_MATCH register decides the period of WDT0 and WDT1, respectively. When the timer count reaches the match value, the timer resets to 0 and starts counting again. One of these two configurations is selected using WDT\_CLEAR0 and WDT\_CLEAR1 bits of the WCO\_WDT\_CONFIG register. The Clear-on-match mode is selected by writing '1' to WDT\_CLEARx. Writing '0' to this bit disables the clearing of timer on match count and the free-running mode is configured. Note that changing the match count requires three input clock cycles to come into effect. Before putting the device to deep sleep, ensure delay of at least one input clock cycle after the match count update.

An interrupt can be generated on match or timer overflow by writing into WDT\_MODE bits of the WCO\_WDT\_CONFIG register. On interrupt, the WDT\_INTx bit of the WCO\_WDT\_CONTROL register is set. This bit must be cleared by firmware to allow the next interrupt trigger. Note that the interrupts from all the three timers are ORed to generate a single trigger to the CPU. To identify which timer caused an interrupt, read the WDT\_INTx bit.

The timers are enabled by writing '1' to the WDT\_ENABLEx bit of the WCO\_WDT\_CONTROL register. Note that it takes three clock cycles to take effect. It is not recommended to toggle this bit more than once during this time. After enabling the timer, it is not recommended to write to the configuration register (WCO\_WDT\_CONFIG). The present value of the timers can be read from the WDT\_CTRLOW register; it can be reset by writing '1' to the WDT\_RESETx bit of the WCO\_WDT\_CONTROL register.



#### 12.4.2 WDT2

It is similar to WDT0 and WDT1 with following differences:

- WDT2 is a 32-bit up-counting timer
- Supports only free-running configuration with counting range of 0 to (2<sup>32</sup>–1)
- The interrupt is triggered when one out of 32 bits toggles during counting. The bit position is configured using the 5-bit WDT\_BITS2 field of the WCO\_WDT\_CONFIG register. Setting it to '0' results in an interrupt on every input clock; setting it to '1' results in an interrupt on alternate clocks; setting it to '31' results in an interrupt every 2<sup>31</sup> clocks.

### 12.4.3 Cascading

The cascading options are as follows:

- WDT0 and WDT1 timers can be cascaded by writing into WDT\_CASCADE0\_1 bit of the WCO\_WDT\_CONFIG register. When cascaded, WDT1 increments after WDT0 reaches its match count.
- WDT1 and WDT2 timers can also be cascaded by writing into WDT\_CASCADE1\_2 bit of the WCO\_WDT\_CONFIG register. When cascaded, WDT2 increments after WDT1 reaches its match count.
- All the three timers are cascaded when WDT\_CASCADE0\_1 and WDT\_CASCADE1\_2 bits are set.

## 12.5 Register List

Table 12-1. WDT Registers

Register Name	Description		
WDT_DISABLE_KEY	Disables the WDT when 0XACED8865 is written, for any other value WDT works normally		
WDT_COUNTER	Provides the count value of the WDT		
WDT_MATCH	Stores the match value of the WDT		
SRSS_INTR	Services the WDT to avoid reset		

Table 12-2. WDT Registers

Register Name	Description
WDT_DISABLE_KEY	Disables the WDT when 0XACED8865 is written; for any other value WDT works normally.
WDT_COUNTER	Provides the count value of the WDT.
WDT_MATCH	Holds the match value of the WDT.
SRSS_INTR	Services the WDT to avoid reset.
WCO_WDT_CTRLOW	Stores the current WDT0 and WDT1 timer value.
WCO_WDT_CTRHIGH	Stores the current WDT2 timer value.
WCO_WDT_MATCH	Holds the match count for WDT0 and WDT1.
WCO_WDT_CONFIG	Configures WDT0, WDT1, and WDT2 – selection of clock source, selection of free running or clear on match, interrupt generation, and cascading.
WCO_WDT_CONTROL	Used for enabling and resetting the timer.
WCO_WDT_CLKEN	Enables the clock (ILO/WCO) to be used with the timer.



# 13. Reset System



PSoC<sup>®</sup> 4 supports several types of resets that guarantee error-free operation during power up and allow the device to reset based on user-supplied external hardware or internal software reset signals. PSoC 4 also contains hardware to enable the detection of certain resets.

The reset system has these sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up
- Brownout reset (BOD) to reset the device if the power supply falls below specifications during operation
- Watchdog reset (WRES) to reset the device if firmware execution fails to service the watchdog timer
- Software initiated reset (SRES) to reset the device on demand using firmware
- External reset (XRES) to reset the device using an external electrical signal
- Protection fault reset (PROT\_FAULT) to reset the device if unauthorized operating conditions occur

#### 13.1 Reset Sources

The following sections provide a description of the reset sources available in PSoC 4.

#### 13.1.1 Power-on Reset

Power-on reset is provided for system reset at power-up. POR holds the device in reset until the supply voltage,  $V_{DDD}$ , is according to the datasheet specification. The POR activates automatically at power-up.

POR events do not set a reset cause status bit, but can be partially inferred by the absence of any other reset source. If no other reset event is detected, then the reset is caused by POR, BOD, or XRES.

#### 13.1.2 Brownout Reset

Brownout reset monitors the chip digital voltage supply  $V_{CCD}$  and generates a reset if  $V_{CCD}$  is below the minimum logic operating voltage specified in the PSoC 4100S datasheet and PSoC 4100S Plus datasheet. BOD is available in all power modes.

#### 13.1.3 Watchdog Reset

Watchdog reset (WRES) detects errant code by causing a reset if the watchdog timer is not cleared within the user-specified time limit. This feature is enabled by default. It can be disabled by writing '0xACED8865' to the WDT DISABLE KEY register.

The RESET\_WDT status bit of the RES\_CAUSE register is set when a watchdog reset occurs. This bit remains set until cleared or until a POR, XRES, or BOD reset; for example, in the case of a device power cycle. All other resets leave this bit untouched.

For more details, see the Watchdog Timer chapter on page 105.

#### 13.1.4 Software Initiated Reset

Software initiated reset (SRES) is a mechanism that allows a software-driven reset. The Cortex-M0+ application interrupt and reset control register (CM0P\_AIRCR) forces a device reset when a '1' is written into the SYSRESETREQ bit. CM0P\_AIRCR requires a value of A05F written to the top two bytes for writes. Therefore, write A05F0004 for the reset.



The RESET\_SOFT status bit of the RES\_CAUSE register is set when a software reset occurs. This bit remains set until cleared or until a POR, XRES, or BOD reset; for example, in the case of a device power cycle. All other resets leave this bit untouched.

#### 13.1.5 External Reset

External reset (XRES) is a user-supplied reset that causes immediate system reset when asserted. The XRES pin is *active low* – a high voltage on the pin has no effect and a low voltage causes a reset. The pin is pulled high inside the device. XRES is available as a dedicated pin in most of the devices. For detailed pinout, refer to the pinout section of the PSoC 4100S datasheet and PSoC 4100S Plus datasheet.

The XRES pin holds the device in reset while held active. When the pin is released, the device goes through a normal boot sequence. The logical thresholds for XRES and other electrical characteristics, are listed in the Electrical Specifications section of the PSoC 4100S datasheet and PSoC 4100S Plus datasheet.

XRES events do not set a reset cause status bit, but can be partially inferred by the absence of any other reset source. If no other reset event is detected, then the reset is caused by POR, BOD, or XRES.

#### 13.1.6 Protection Fault Reset

Protection fault reset (PROT\_FAULT) detects unauthorized protection violations and causes a device reset if they occur. One example of a protection fault is if a debug breakpoint is reached while executing privileged code. For details about privilege code, see "Privileged" on page 99.

The RESET\_PROT\_FAULT bit of the RES\_CAUSE register is set when a protection fault occurs. This bit remains set until cleared or until a POR, XRES, or BOD reset; for example, in the case of a device power cycle. All other resets leave this bit untouched.

## 13.2 Identifying Reset Sources

When the device comes out of reset, it is often useful to know the cause of the most recent or even older resets. This is achieved in the device primarily through the RES\_CAUSE register. This register has specific status bits allocated for some of the reset sources. The RES\_CAUSE register supports detection of watchdog reset, software reset, and protection fault reset. It does not record the occurrences of POR, BOD, or XRES. The bits are set on the occurrence of the corresponding reset and remain set after the reset, until cleared or a loss of retention, such as a POR reset, external reset, or brownout detect.

If the RES\_CAUSE register cannot detect the cause of the reset, then it can be one of the non-recorded and non-retention resets: BOD, POR, XRES. These resets cannot be distinguished using on-chip resources.

## 13.3 Register List

Table 13-1. Reset System Register List

Register Name	Description	
WDT_DISABLE_KEY	Disables the WDT when 0XACED8865 is written, for any other value WDT works normally	
CM0P_AIRCR	Cortex-M0+ Application Interrupt and Reset Control Register - This register allows initiation of software resets, among other Cortex-M0+ functions.	
RES_CAUSE	Reset Cause Register - This register captures the cause of recent resets.	

112

# 14. Device Security



PSoC<sup>®</sup> 4 offers a number of options for protecting user designs from unauthorized access or copying. Disabling debug features and enabling flash protection provide a high level of security.

The debug circuits are enabled by default and can only be disabled in firmware. If disabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging. Additionally, all device interfaces can be permanently disabled for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. Permanently disabling interfaces is not recommended for most applications because the designer cannot access the device. For more information, as well as a discussion on flash row and chip protection, see the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC 4400, PSoC 4000S, PSoC 4700S Programming Specifications.

**Note** Because all programming, debug, and test interfaces are disabled when maximum device security is enabled, PSoC 4 devices with full device security enabled may not be returned for failure analysis.

#### 14.1 Features

The PSoC 4 device security system has the following features:

- User-selectable levels of protection.
- In the most secure case provided, the chip can be "locked" such that it cannot be acquired for test/debug and it cannot enter erase cycles. Interrupting erase cycles is a known way for hackers to leave chips in an undefined state and open to observation.
- CPU execution in a privileged mode by use of the non-maskable interrupt (NMI). When in privileged mode, NMI remains asserted to prevent any inadvertent return from interrupt instructions causing a security leak.

In addition to these, the device offers protection for individual flash row data.

#### 14.2 How It Works

#### 14.2.1 Device Security

The CPU operates in normal user mode or in privileged mode, and the device operates in one of four protection modes: BOOT, OPEN, PROTECTED, and KILL. Each mode provides specific capabilities for the CPU software and debug. You can change the mode by writing to the CPUSS PROTECTION register.

- **BOOT mode**: The device comes out of reset in BOOT mode. It stays there until its protection state is copied from supervisor flash to the protection control register (CPUSS\_PROTECTION). The debug-access port is stalled until this has happened. BOOT is a transitory mode required to set the part to its configured protection state. During BOOT mode, the CPU always operates in privileged mode.
- **OPEN mode**: This is the factory default. The CPU can operate in user mode or privileged mode. In user mode, flash can be programmed and debugger features are supported. In privileged mode, access restrictions are enforced.
- **PROTECTED mode**: The user may change the mode from OPEN to PROTECTED. This mode disables all debug access to user code or memory. In protected mode, only few registers are accessible; debug access to registers to reprogram flash is not available. The mode can be set back to OPEN but only after completely erasing the flash.
- **KILL mode**: The user may change the mode from OPEN to KILL. This mode removes all debug access to user code or memory, and the flash cannot be erased. Access to most registers is still available; debug access to registers to repro-



gram flash is not available. The part cannot be taken out of KILL mode; devices in KILL mode may not be returned for failure analysis.

## 14.2.2 Flash Security

The PSoC 4 devices include a flexible flash-protection system that controls access to flash memory. This feature is designed to secure proprietary code, but it can also be used to protect against inadvertent writes to the bootloader portion of flash.

Flash memory is organized in rows. You can assign one of two protection levels to each row; see Table 14-1. Flash protection levels can only be changed by performing a complete flash erase.

For more details, see the Nonvolatile Memory Programming chapter on page 297.

Table 14-1. Flash Protection Levels

Protection Setting	Allowed	Not Allowed	
Unprotected External read and write, Internal read and write		_	
Full Protection	External read <sup>a</sup> Internal read	External write, Internal write	

a. To protect the device from external read operations, you should change the device protection settings to PROTECTED.

# Section D: Digital System




This section encompasses the following chapters:

- Serial Communications Block (SCB) chapter on page 117
- Controller Area Network (CAN) chapter on page 159
- Timer, Counter, and PWM chapter on page 177

## **Top Level Architecture**

Digital System Block Diagram



<sup>\*</sup> Available only in PSoC 4100S Plus



# 15. Serial Communications Block (SCB)



The Serial Communications Block (SCB) of PSoC<sup>®</sup> 4 supports three serial interface protocols: SPI, UART, and I<sup>2</sup>C. Only one of the protocols is supported by an SCB at any given time. The PSoC 4100S Plus device has up to five SCBs.

#### 15.1 Features

This block supports the following features:

- Standard SPI master and slave functionality with Motorola, Texas Instruments, and National Semiconductor protocols
- Standard UART functionality with SmartCard reader, Local Interconnect Network (LIN), and IrDA protocols
- Standard I<sup>2</sup>C master and slave functionality
- Standard LIN slave functionality with LIN v1.3 and LIN v2.1/2.2 specification compliance
- EZ mode for SPI and I<sup>2</sup>C, which allows for operation without CPU intervention
- Low-power (Deep-Sleep) mode of operation for SPI and I<sup>2</sup>C protocols (using external clocking)

Each of the three protocols is explained in the following sections.

## 15.2 Serial Peripheral Interface (SPI)

The SPI protocol is a synchronous serial interface protocol. Devices operate in either master or slave mode. The master initiates the data transfer. The SCB supports single-master-multiple-slaves topology for SPI. Multiple slaves are supported with individual slave select lines.

You can use the SPI master mode when the PSoC has to communicate with one or more SPI slave devices. The SPI slave mode can be used when the PSoC has to communicate with an SPI master device.

#### 15.2.1 Features

- Supports master and slave functionality
- Supports three types of SPI protocols:
  - ☐ Motorola SPI modes 0, 1, 2, and 3
  - Texas Instruments SPI, with coinciding and preceding data frame indicator for mode 1
  - National Semiconductor (MicroWire) SPI for mode 0
- Supports up to four slave select lines
- Data frame size programmable from 4 bits to 16 bits
- Interrupts or polling CPU interface
- Programmable oversampling
- Supports EZ mode of operation (Easy SPI Protocol)
  - □ EZSPI mode allows for operation without CPU intervention
- Supports externally clocked slave operation:
  - □ In this mode, the slave operates in Active, Sleep, and Deep-Sleep system power modes



## 15.2.2 General Description

Figure 15-1 illustrates an example of SPI master with four slaves.

SPI MISO Slave 1

SPI Slave 1

SPI Slave 1

SPI Slave 2

SPI Slave 2

SPI Slave 3

Figure 15-1. SPI Example

A standard SPI interface consists of four signals as follows.

- SCLK: Serial clock (clock output from the master, input to the slave).
- MOSI: Master-out-slave-in (data output from the master, input to the slave).
- MISO: Master-in-slave-out (data input to the master, output from the slave).
- Slave Select  $(\overline{SS})$ : Typically an active low signal (output from the master, input to the slave).

A simple SPI data transfer involves the following: the master selects a slave by driving its  $\overline{SS}$  line, then it drives data on the MOSI line and a clock on the SCLK line. The slave uses either of the edges of SCLK depending on the configuration to capture the data on the MOSI line; it also drives data on the MISO line, which is captured by the master.

Slave Select (SS) 4

By default, the SPI interface supports a data frame size of eight bits (1 byte). The data frame size can be configured to any value in the range 4 to 16 bits. The serial data can be transmitted either most significant bit (MSb) first or least significant bit (LSB) first.

Three different variants of the SPI protocol are supported by the SCB:

- Motorola SPI: This is the original SPI protocol.
- Texas Instruments SPI: A variation of the original SPI protocol, in which data frames are identified by a pulse on the SS line.
- National Semiconductors SPI: A half duplex variation of the original SPI protocol.

118



## 15.2.3 SPI Modes of Operation

#### 15.2.3.1 Motorola SPI

The original SPI protocol was defined by Motorola. It is a full duplex protocol. Multiple data transfers may happen with the SS line held at '0'. As a result, slave devices must keep track of the progress of data transfers to separate individual data frames. When not transmitting data, the SS line is held at '1' and SCLK is typically pulled low.

#### **Modes of Motorola SPI**

The Motorola SPI protocol has four different modes based on how data is driven and captured on the MOSI and MISO lines. These modes are determined by clock polarity (CPOL) and clock phase (CPHA).

Clock polarity determines the value of the SCLK line when not transmitting data. CPOL = '0' indicates that SCLK is '0' when not transmitting data. CPOL = '1' indicates that SCLK is '1' when not transmitting data.

Clock phase determines when data is driven and captured. CPHA=0 means sample (capture data) on the leading (first) clock edge, while CPHA=1 means sample on the trailing (second) clock edge, regardless of whether that clock edge is rising or falling. With CPHA=0, the data must be stable for setup time before the first clock cycle.

- Mode 0: CPOL is '0', CPHA is '0': Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.
- Mode 1; CPOL is '0', CPHA is '1': Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
- Mode 2: CPOL is '1', CPHA is '0': Data is driven on a rising edge of SCLK. Data is captured on a falling edge of SCLK.
- Mode 3: CPOL is '1', CPHA is '1': Data is driven on a falling edge of SCLK. Data is captured on a rising edge of SCLK.

Figure 15-2 illustrates driving and capturing of MOSI/MISO data as a function of CPOL and CPHA.




Figure 15-2. SPI Motorola, 4 Modes




Figure 15-3 illustrates a single 8-bit data transfer and two successive 8-bit data transfers in mode 0 (CPOL is '0', CPHA is '0').

Figure 15-3. SPI Motorola Data Transfer Example

CPOL = 0, CPHA = 0 single data transfer

LEGEND:
CPOL : Clock Polarity
CPHA : Clock Phase
SCLK : SPI interface clock
MOSI : SPI Master-Out-Slave-In
MISO : MSB

CPOL = 0, CPHA = 0 two successive data transfers



#### **Configuring SCB for SPI Motorola Mode**

To configure the SCB for SPI Motorola mode, set various register bits in the following order:

- 1. Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI Motorola mode by writing '00' to the MODE (bits [25:24]) of the SCB SPI CTRL register.
- 3. Select the mode of operation in Motorola by writing to the CPHA and CPOL fields (bits 2 and 3 respectively) of the SCB\_SPI\_CTRL register.
- 4. Follow steps 2 to 4 mentioned in "Enabling and Initializing SPI" on page 126.

Note that PSoC Creator does all this automatically with the help of GUIs. For more information on these registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

#### 15.2.3.2 Texas Instruments SPI

The Texas Instruments' SPI protocol redefines the use of the  $\overline{SS}$  signal. It uses the signal to indicate the start of a data transfer, rather than a low active slave select signal, as in the case of Motorola SPI. As a result, slave devices need not keep track of the progress of data transfers to separate individual data frames. The start of a transfer is indicated by a high active pulse of a single bit transfer period. This pulse may occur one cycle before the transmission of the first data bit, or may coincide with the transmission of the first data bit. The TI SPI protocol supports only mode 1 (CPOL is '0' and CPHA is '1'): data is driven on a rising edge of SCLK and data is captured on a falling edge of SCLK.

Figure 15-4 illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SELECT pulse precedes the first data bit. Note how the SELECT pulse of the second data transfer coincides with the last data bit of the first data transfer.






Figure 15-4. SPI TI Data Transfer Example

Figure 15-5 illustrates a single 8-bit data transfer and two successive 8-bit data transfers. The SELECT pulse coincides with the first data bit of a frame.






Figure 15-5. SPI TI Data Transfer Example







#### **Configuring SCB for SPI TI Mode**

To configure the SCB for SPI TI mode, set various register bits in the following order:

- 1. Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI TI mode by writing '01' to the MODE (bits [25:24]) of the SCB SPI CTRL register.
- 3. Select the mode of operation in TI by writing to the SELECT\_PRECEDE field (bit 1) of the SCB\_SPI\_CTRL register ('1' configures the SELECT pulse to precede the first bit of next frame and '0' otherwise).
- 4. Follow steps 2 to 5 mentioned in "Enabling and Initializing SPI" on page 126.

Note that PSoC Creator does all this automatically with the help of GUIs. For more information on these registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.


#### 15.2.3.3 National Semiconductors SPI

The National Semiconductors' SPI protocol is a half duplex protocol. Rather than transmission and reception occurring at the same time, they take turns. The transmission and reception data sizes may differ. A single "idle" bit transfer period separates transmission from reception. However, the successive data transfers are NOT separated by an "idle" bit transfer period.


The National Semiconductors SPI protocol only supports mode 0: data is driven on a falling edge of SCLK and data is captured on a rising edge of SCLK.

Figure 15-6 illustrates a single data transfer and two successive data transfers. In both cases the transmission data transfer size is eight bits and the reception data transfer size is four bits.

Figure 15-6. SPI NS Data Transfer Example



"idle" '0' cycle



CPOL: Clock Polarity CPHA: Clock Phase SCLK: SPI interface clock MOSI: SPI Master-Out-Slave-In MISO: SPI Master-In-Slave-Out



#### Configuring SCB for SPI NS Mode

To configure the SCB for SPI NS mode, set various register bits in the following order:

- Select SPI by writing '01' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Select SPI NS mode by writing '10' to the MODE (bits [25:24]) of the SCB\_SPI\_CTRL register.
- Follow steps 2 to 5 mentioned in "Enabling and Initializing SPI" on page 126.

Note that PSoC Creator does all this automatically with the help of Component customizers. For more information on these registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

## 15.2.4 Using SPI Master to Clock Slave

In a normal SPI Master mode transmission, the SCLK is generated only when the SCB is enabled and data is being transmitted. This can be changed to always generate a clock on the SCLK line as long as the SCB is enabled. This is used when the slave uses the SCLK for functional operations other than just the SPI functionality. To enable this, write '1' to the SCLK\_CONTINUOUS (bit 5) of the SCB SPI CTRL register.

#### 15.2.5 Easy SPI Protocol

The easy SPI (EZSPI) protocol is based on the Motorola SPI operating in any mode (0, 1, 2, 3). It allows communication between master and slave without the need for CPU intervention at the level of individual frames.

The EZSPI protocol defines an 8-bit EZ address that indexes a memory array (32-entry array of eight bit per entry is supported) located on the slave device. To address these 32 locations, the lower five bits of the EZ address are used. All EZSPI data transfers have 8-bit data frames.

**Note** The SCB has a FIFO memory, which is a 16 word by 16-bit SRAM, with byte write enable. The access methods for EZ and non-EZ functions are different. In non-EZ mode, the FIFO is split into TXFIFO and RXFIFO. Each has eight entries of 16 bits per entry. The 16-bit width per entry is used to accommodate configurable data width. In EZ mode, it is used as a single 32x8 bit EZFIFO because only a fixed 8-bit width data is used in EZ mode.

EZSPI has three types of transfers: a write of the EZ address from the master to the slave, a write of data from the master to an addressed slave memory location, and a read by the master from an addressed slave memory location.

#### 15.2.5.1 EZ Address Write

A write of the EZ address starts with a command byte (0x00) on the MOSI line indicating the master's intent to write the EZ address. The slave then drives a reply byte on the MISO

line to indicate that the command is observed (0xFE) or not (0xFF). The second byte on the MOSI line is the EZ address.

#### 15.2.5.2 Memory Array Write


A write to a memory array index starts with a command byte (0x01) on the MOSI line indicating the master's intent to write to the memory array. The slave then drives a reply byte on the MISO line to indicate that the command was registered (0xFE) or not (0xFF). Any additional write data bytes on the MOSI line are written to the memory array at locations indicated by the communicated EZ address. The EZ address is automatically incremented by the slave as bytes are written into the memory array. When the EZ address exceeds the maximum number of memory entries (32), it remains there and does not wrap around to 0.

#### 15.2.5.3 Memory Array Read

A read from a memory array index starts with a command byte (0x02) on the MOSI line indicating the master's intent to read from the memory array. The slave then drives a reply byte on the MISO line to indicate that the command was registered (0xFE) or not (0xFF). Any additional read data bytes on the MISO line are read from the memory array at locations indicated by the communicated EZ address. The EZ address is automatically incremented by the slave as bytes are read from the memory array. When the EZ address exceeds the maximum number of memory entries (32), it remains there and does not wrap around to 0.

Figure 15-7 illustrates the write of EZ address, write to a memory array and read from a memory array operations in the EZSPI protocol.





#### Figure 15-7. EZSPI Example

#### 15.2.5.4 Configuring SCB for EZSPI Mode

By default, the SCB is configured for non-EZ mode of operation. To configure the SCB for EZSPI mode, set the register bits in the following order:

- 1. Select EZ mode by writing '1' to the EZ MODE bit (bit 10) of the SCB CTRL register.
- 2. Use continuous transmission mode for the transmitter by writing '1' to the CONTINUOUS bit of SCB SPI CTRL register.
- 3. Follow steps 2 to 5 mentioned in "Enabling and Initializing SPI" on page 126.

Note that PSoC Creator does all this automatically with the help of Component customizers. For more information on these registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.



## 15.2.6 SPI Registers

The SPI interface is controlled using a set of 32-bit control and status registers listed in Table 15-1. For more information on these registers, see the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.

Table 15-1. SPI Registers

Register Name	Operation
SCB_CTRL	Enables the SCB, selects the type of serial interface (SPI, UART, I <sup>2</sup> C), and selects internally and externally clocked operation, EZ and non-EZ modes of operation.
SCB_STATUS	In EZ mode, this register indicates whether the externally clocked logic is potentially using the EZ memory.
SCB_SPI_CTRL	Configures the SPI as either a master or a slave, selects SPI protocols (Motorola, TI, National) and clock-based submodes in Motorola SPI (modes 0,1,2,3), selects the type of SELECT signal in TI SPI.
SCB_SPI_STATUS	Indicates whether the SPI bus is busy and sets the SPI slave EZ address in the internally clocked mode.
SCB_TX_CTRL	Specifies the data frame width and specifies whether MSB or LSB is the first bit in transmission.
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.
SCB_TX_FIFO_CTRL	Specifies the trigger level, clears the transmitter FIFO and shift registers, and performs the FREEZE operation of the transmitter FIFO.
SCB_RX_FIFO_CTRL	Performs the same function as that of the SCB_TX_FIFO_CTRL register, but for the receiver.
SCB_TX_FIFO_WR	Holds the data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation.
SCB_RX_FIFO_RD	Holds the data frame read from the receiver FIFO. Reading a data frame removes the data frame from the FIFO - behavior is similar to that of a POP operation. This register has a side effect when read by software: a data frame is removed from the FIFO.
SCB_RX_FIFO_RD_SILENT	Holds the data frame read from the receiver FIFO. Reading a data frame does not remove the data frame from the FIFO; behavior is similar to that of a PEEK operation.
SCB_RX_MATCH	Holds the slave device address and mask values.
SCB_TX_FIFO_STATUS	Indicates the number of bytes stored in the transmitter FIFO, the location from which a data frame is read by the hardware (read pointer), the location from which a new data frame is written (write pointer), and decides if the transmitter FIFO holds the valid data.
SCB_RX_FIFO_STATUS	Performs the same function as that of the SCB_TX_FIFO_STATUS register, but for the receiver.
SCB_EZ_DATA	Holds the data in EZ memory location



## 15.2.7 SPI Interrupts

The SPI supports both internal and external interrupt requests. The internal interrupt events are listed here. PSoC Creator generates the necessary interrupt service routines (ISRs) for handling buffer management interrupts. Custom ISRs can also be used by connecting external interrupt component to the interrupt output of the SPI component (with external interrupts enabled).

The SPI predefined interrupts can be classified as TX interrupts and RX interrupts. The TX interrupt output is the logical OR of the group of all possible TX interrupt sources. This signal goes high when any of the enabled TX interrupt sources are true. The RX interrupt output is the logical OR of the group of all possible RX interrupt sources. This signal goes high when any of the enabled Rx interrupt sources are true. Various interrupt registers are used to determine the actual source of the interrupt.

The SPI supports interrupts on the following events:

- SPI master transfer done
- SPI Bus Error Slave deselected at an unexpected time in the SPI transfer
- SPI slave deselected after any EZSPI transfer occurred
- SPI slave deselected after a write EZSPI transfer occurred
- TX
  - TX FIFO has less entries than the value specified by TRIGGER LEVEL in SCB TX FIFO CTRL
  - TX FIFO is not full
  - TX FIFO is empty
  - ☐ TX FIFO overflow
  - TX FIFO underflow
- RX
  - RX FIFO is full
  - RX FIFO is not empty
  - RX FIFO overflow
  - □ RX FIFO underflow
- SPI Externally clocked
  - Wake up request on slave select
  - SPI STOP detection at the end of each transfer
  - SPI STOP detection at the end of a write transfer
  - SPI STOP detection at the end of a read transfer

Note The SPI interrupt signal is hard-wired to the Cortex-M0 NVIC and cannot be routed to external pins.

## 15.2.8 Enabling and Initializing SPI

The SPI must be programmed in the following order:

- 1. Program protocol specific information using the SCB\_SPI\_CTRL register, according to Table 15-3. This includes selecting the submodes of the protocol and selecting master-slave functionality. EZSPI can be used with slave mode only.
- Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers, as shown in Table 15-4:
  - a. Specify the data frame width. This should always be 8 for EZSPI.
  - b. Specify whether MSB or LSB is the first bit to be transmitted/received. This should always be MSB first for EZSPI.
- Program the transmitter and receiver FIFOs using the SCB\_TX\_FIFO\_CTRL and SCB\_RX\_FIFO\_CTRL registers respectively, as shown in Table 15-5:
  - a. Set the trigger level.
  - b. Clear the transmitter and receiver FIFO and Shift registers.
  - c. Freeze the TX and RX FIFO.
- 4. Program SCB\_CTRL register to enable the SCB block. Also select the mode of operation. These register bits are shown in Table 15-2.



5. Enable the block (write a '1' to the ENABLED bit of the SCB\_CTRL register). After the block is enabled, control bits should not be changed. Changes should be made after disabling the block; for example, to modify the operation mode (from Motorola mode to TI mode) or to go from externally clocked to internally clocked operation. The change takes effect only after the block is re-enabled. Note that re-enabling the block causes re-initialization and the associated state is lost (for example, FIFO content).

Table 15-2. SCB\_CTRL Register

Bits	Name	Value	Description
	MODE	00	I <sup>2</sup> C mode
[25:24]		01	SPI mode
[25:24]		10	UART mode
		11	Reserved
31	ENABLED	0	SCB block disabled
		1	SCB block enabled

#### Table 15-3. SCB\_SPI\_CTRL Register

Bits	Name	Value	Description	
	MODE	00	SPI Motorola submode. (This is the only mode supported for EZSPI.)	
[25:24]		01	SPI Texas Instruments submode.	
		10	SPI National Semiconductors submode.	
		11	Reserved.	
31	MASTER_MODE	0	Slave mode. (This is the only mode supported for EZSPI.)	
		1	Master mode.	

#### Table 15-4. SCB\_TX\_CTRL/SCB\_RX\_CTRL Registers

Bits	Name	Description		
[3:0]	DATA_ WIDTH	'DATA_WIDTH + 1' is the number of bits in the transmitted or received data frame. The valid range is [3, 15]. This does not include start, stop, and parity bits. For EZSPI, this value should be '0b0111'		
o	MSB FIRST	1= MSB first		
8	MOD_FIROT	0= LSB firstFor EZSPI, this value should be 1.		
		This is for SCB_RX_CTRL only.		
9	MEDIAN	Decides whether a digital three-tap median filter is applied on the input interface lines. This filter should reduce susceptibility to errors, but it requires higher oversampling values.		
		1=Enabled		
		0=Disabled		

#### Table 15-5. SCB TX FIFO CTRL/SCB RX FIFO CTRL Registers

Bits	Name	Description		
[7:0]	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries or receiver FIFO has more entries than the value of this field, a transmitter or receiver trigger event is generated in the respective case.		
16	CLEAR	When '1', the transmitter or receiver FIFO and the shift registers are cleared.		
17	FREEZE	When '1', hardware reads/writes to the transmitter or receiver FIFO have no effect. Freeze does not advance the TX or RX FIFO read/write pointer.		



## 15.2.9 Internally and Externally Clocked SPI Operations

The SCB supports both internally and externally clocked operations for SPI and I<sup>2</sup>C functions. An internally clocked operation uses a clock provided by the serial interface. Externally clocked operation enables operation in the Deep-Sleep system power mode.

Internally clocked operation uses the high-frequency clock (HFCLK) of the system. For more information on system clocking, see the Clocking System chapter on page 85. It also supports oversampling. Oversampling is implemented with respect to the high-frequency clock. The OVS (bits [3:0]) of the SCB\_CTRL register specify the oversampling.

In SPI master mode, the valid range for oversampling is 4 to 16. Hence, with a clock speed of 48 MHz, the maximum bit rate is 12 Mbps. However, if you consider the I/O cell and routing delays, the oversampling must be set between 6 and 16 for proper operation. So, the maximum bit rate is 8 Mbps. **Note** To achieve maximum possible bit rate, LATE\_MISO\_SAMPLE must be set to '1' in SPI master mode. This has a default value of '0'.

In SPI slave mode, the OVS field (bits [3:0]) of SCB\_CTRL register is not used. However, there is a frequency requirement for the SCB clock with respect to the interface clock (SCLK). This requirement is expressed in terms of the ratio (SCB clock/SCLK). This ratio is dependent on two fields: MEDIAN of SCB\_RX\_CTRL register and LATE\_MISO\_SAMPLE of SCB\_CTRL register. If the external SPI master supports Late MISO sampling and if the median bit is set to '0', the maximum data rate that can be achieved is 16 Mbps. If the external SPI master does not support late MISO sampling, the maximum data rate is limited to 8 Mbps (with the median bit set to '0'). Based on these bits, the maximum bit rates are given in Table 15-6.

Table 15-6. SPI Slave Maximum Data Rates

Maximum Bit Rate at Peripheral Clock of 48 MHz	Ratio Requirement	Median of SCB_RX_CTRL	LATE_MISO_SAMPLE of SCB_CTRL
8 Mbps	≥6	0	1
6 Mbps	≥8	1	1
4 Mbps	≥12	0	0
3 Mbps	≥16	1	0

Externally clocked operation is limited to:

- Slave functionality.
- EZ functionality. EZ functionality uses the block's SRAM as a memory structure. Non-EZ functionality uses the block's SRAM as TX and RX FIFOs; FIFO support is not available in externally clocked operation.
- Motorola mode 0, 1, 2, 3.

Externally clocked EZ mode of operation can support a data rate of 48 Mbps (at the interface clock of 48 MHz).

Internally and externally clocked operation is determined by two register fields of the SCB\_CTRL register:

- EC\_AM\_MODE: Indicates whether SPI slave selection is internally ('0') or externally ('1') clocked. SPI slave selection comprises the first part of the protocol.
- EC\_OP\_MODE: Indicates whether the rest of the protocol operation (besides SPI slave selection) is internally ('0') or externally ('1') clocked. As mentioned earlier, externally clocked operation does NOT support non-EZ functionality.

These two register fields determine the functional behavior of SPI. The register fields should be set based on the required behavior in Active, Sleep, and Deep-Sleep system power mode. Improper setting may result in faulty behavior in certain system power modes. Table 15-7 and Table 15-8 describe the settings for SPI (in non-EZ and EZ modes).



#### 15.2.9.1 Non-EZ Mode of Operation

In non-EZ mode there are two possible settings. As externally clocked operation is not supported for non-EZ functionality (no FIFO support), EC\_OP\_MODE should always be set to '0'. However, EC\_AM\_MODE can be set to '0' or '1'. Table 15-7 gives an overview of the possibilities.

Table 15-7. SPI Operation in Non-EZ Mode

SPI (non-EZ)Mode					
	EC_OP_I	MODE = 0	EC_OP_MODE = 1		
System Power Mode	EC_AM_MODE = 0	EC_AM_MODE = 1	EC_AM_MODE = 0	EC_AM_MODE = 1	
Active and Sleep	Selection using internal clock. Operation using internal clock.	Selection using external clock: Operation using internal clock. In Active mode, the Wakeup interrupt cause is disabled (MASK = 0). In Sleep mode, the MASK bit can be configured by the user.	Not supported	Not supported	
Deep-Sleep	Not supported	Selection using external clock: Wakeup interrupt cause is enabled (MASK = 1). Send 0xFF.			

EC\_OP\_MODE is '0' and EC\_AM\_MODE is '0': This setting only works in Active and Sleep system power modes. The entire block's functionality is provided in the internally clocked domain.

EC\_OP\_MODE is '0' and EC\_AM\_MODE is '1': This setting works in Active and Sleep system power mode and provides limited (wake up) functionality in Deep-Sleep system power mode. SPI slave selection is performed by the externally clocked logic: in Active system power mode, both internally and externally clocked logic are active, and in Deep-Sleep system power mode, only the externally clocked logic detects slave selection, it sets a wakeup interrupt cause bit, which can be used to generate an interrupt to wake up the CPU.

- In Active system power mode, the CPU and the block's internally clocked operation are active and the wakeup interrupt cause is disabled (associated MASK bit is '0'). But in the Sleep mode, wakeup interrupt cause can be either enabled or disabled (MASK bit can be either '1' or '0') based on the application. The remaining operations in the Sleep mode are same as that of the Active mode. The internally clocked operation takes care of the ongoing SPI transfer.
- In Deep-Sleep system power mode, the CPU needs to be woken up and the wakeup interrupt cause is enabled (MASK bit is '1'). Waking up takes time, so the ongoing SPI transfer is negatively acknowledged ('1' bit or "0xFF" byte is sent out on the MISO line) and the internally clocked operation takes care of the next SPI transfer when it is woken up.

#### 15.2.9.2 EZ Mode of Operation

EZ mode has three possible settings. EC\_AM\_MODE can be set to '0' or '1' when EC\_OP\_MODE is '0' and EC\_AM\_MODE must be set to '1' when EC\_OP\_MODE is '1'. Table 15-8 gives an overview of the possibilities. The grey cells indicate a possible, yet not recommended, setting because it involves a switch from the externally clocked logic (slave selection) to the internally clocked logic (rest of the operation). The combination EC\_AM\_MODE=0 and EC\_OP\_MODE=1 is invalid and the block will not respond.



Table 15-8. SPI Operation in EZ Mode

SPI, EZ Mode						
System Power	EC_OP_	MODE = 0	EC_OP_MODE = 1			
Mode	EC_AM_MODE = 0	EC_AM_MODE = 1	EC_AM_MODE = 0	EC_AM_MODE = 1		
		Selection using external clock.				
	Selection using internal clock. Operation using internal clock.	Operation using internal clock.	Invalid	Selection using external		
Active and Sleep		In Active mode, the Wakeup interrupt cause is disabled (MASK = 0).		clock.  Operation using external clock.		
		In Sleep mode, the MASK bit can be configured by the user.		CIOCK.		
Deep-Sleep	Not supported	Selection using external clock: Wakeup interrupt cause is		Selection using external clock.		
		enabled (MASK = 1). Send 0xFF.		Operation using external clock.		

EC\_OP\_MODE is '0' and EC\_AM\_MODE is '0': This setting only works in Active and Sleep system power modes. The entire block's functionality is provided in the internally clocked domain.

EC\_OP\_MODE is '0' and EC\_AM\_MODE is '1': This setting works in Active and Sleep system power modes and provides limited (wake up) functionality in Deep-Sleep system power mode. SPI slave selection is performed by the externally clocked logic: in Active system power mode, both internally and externally clocked logic are active, and in Deep-Sleep system power mode, only the externally clocked logic is active. When the externally clocked logic detects slave selection, it sets a wakeup interrupt cause bit, which can be used to generate an interrupt to wake up the CPU.

- In Active system power mode, the CPU and the block's internally clocked operation are active and the wakeup interrupt cause is disabled (associated MASK bit is '0'). But in Sleep mode, wakeup interrupt cause can be either enabled or disabled (MASK bit can be either '1' or '0') based on the application. The remaining operations in the Sleep mode are same as that of the Active mode. The internally clocked operation takes care of the ongoing SPI transfer.
- In Deep-Sleep system power mode, the CPU needs to be woken up and the wakeup interrupt cause is enabled (MASK bit is '1'). Waking up takes time, so the ongoing SPI transfer is negatively acknowledged ('1' bit or "0xFF" byte is sent out on the MISO line) and the internally clocked operation takes care of the next SPI transfer when it is woken up.

EC\_OP\_MODE is '1' and EC\_AM\_MODE is '1': This setting works in Active, Sleep, and Deep-Sleep system power modes. The SCB functionality is provided in the externally clocked domain. Note that this setting results in externally clocked accesses to the block's SRAM. These accesses may conflict with internally clocked accesses from the device. This may cause wait states or bus errors. The field

FIFO\_BLOCK of the SCB\_CTRL register determines whether wait states ('1') or bus errors ('0') are generated.



#### 15.3 **UART**

The Universal Asynchronous Receiver/Transmitter (UART) protocol is an asynchronous serial interface protocol. UART communication is typically point-to-point. The UART interface consists of two signals:

- TX: Transmitter output
- RX: Receiver input

#### 15.3.1 Features

- Asynchronous transmitter and receiver functionality
- Supports a maximum data rate of 3 Mbps
- Supports UART protocol
  - Standard UART
  - □ SmartCard (ISO7816) reader.
  - □ IrDA
- Supports Local Interconnect Network (LIN)
  - Break detection
  - Baud rate detection
  - Collision detection (ability to detect that a driven bit value is not reflected on the bus, indicating that another component is driving the same bus)
- Multi-processor mode
- Data frame size programmable from 4 to 9 bits
- Programmable number of STOP bits, which can be set in terms of half bit periods between 1 and 4
- Parity support (odd and even parity)
- Interrupt or polling CPU interface
- Programmable oversampling

#### 15.3.2 General Description

Figure 15-8 illustrates a standard UART TX and RX.

Figure 15-8. UART Example



A typical UART transfer consists of a "Start Bit" followed by multiple "Data Bits", optionally followed by a "Parity Bit" and finally completed by one or more "Stop Bits". The Start and Stop bits indicate the start and end of data transmission. The Parity bit is sent by the transmitter and is used by the receiver to detect single bit errors. As the interface does not have a clock (asynchronous), the transmitter and receiver use their own clocks; also, they need to agree upon the period of a bit transfer.

Three different serial interface protocols are supported:

- Standard UART protocol
  - Multi-Processor Mode
  - □ Local Interconnect Network (LIN)
- SmartCard, similar to UART, but with a possibility to send a negative acknowledgement
- IrDA, modification to the UART with a modulation scheme

By default, UART supports a data frame width of eight bits. However, this can be configured to any value in the range of 4 to 9. This does not include start, stop, and parity bits. The number of stop bits can be in the range of 1 to 4. The parity bit can be either enabled or disabled. If enabled, the type of parity can be set to either even parity or odd parity. The option of using the parity bit is available only in the Standard UART and SmartCard UART modes. For IrDA UART mode, the parity bit is automatically disabled. Figure 15-9 depicts the default configuration of the UART interface of the SCB.

**Note** UART interface does not support external clocking operation. Hence, UART operates only in the Active and Sleep system power modes.

#### 15.3.3 UART Modes of Operation

#### 15.3.3.1 Standard Protocol

A typical UART transfer consists of a start bit followed by multiple data bits, optionally followed by a parity bit and finally completed by one or more stop bits. The start bit value is always '0', the data bits values are dependent on the data transferred, the parity bit value is set to a value guaranteeing an even or odd parity over the data bits, and the stop bit value is '1'. The parity bit is generated by the transmitter and can be used by the receiver to detect single bit transmission errors. When not transmitting data, the TX line is '1' – the same value as the stop bits.

Because the interface does not have a clock, the transmitter and receiver need to agree upon the period of a bit transfer. The transmitter and receiver have their own internal clocks. The receiver clock runs at a higher frequency than the bit transfer frequency, such that the receiver may oversample the incoming signal.

The transition of a stop bit to a start bit is represented by a change from '1' to '0' on the TX line. This transition can be used by the receiver to synchronize with the transmitter clock. Synchronization at the start of each data transfer allows error-free transmission even in the presence of frequency drift between transmitter and receiver clocks. The required clock accuracy is dependent on the data transfer size.

The stop period or the amount of stop bits between successive data transfers is typically agreed upon between transmitter and receiver, and is typically in the range of 1 to 3-bit transfer periods.




Figure 15-9 illustrates the UART protocol.


Figure 15-9. UART, Standard Protocol Example

Two successive data transfers (7data bits, 1 parity bit, 2 stop bits) TX / RX DATA STOP START DATA DATA DATA DATA DATA DATA DATA PAR DATA DATA IDLE LEGEND: TX / RX : Transmit or Receive line

The receiver oversamples the incoming signal; the value of the sample point in the middle of the bit transfer period (on the receiver's clock) is used. Figure 15-10 illustrates this.



Alternatively, three samples around the middle of the bit transfer period (on the receiver's clock) are used for a majority vote to increase accuracy. Figure 15-11 illustrates this.



#### **UART Multi-Processor Mode**

The UART\_MP (multi-processor) mode is defined with single-master-multi-slave topology, as Figure 15-12 shows. This mode is also known as UART 9-bit protocol because the data field is nine bits wide. UART\_MP is part of Standard UART mode.







Figure 15-12. UART MP Mode Bus Connections

The main properties of UART MP mode are:

- Single master with multiple slave concept (multi-drop network).
- Each slave is identified by a unique address.
- Using 9-bit data field, with the ninth bit as address/data flag (MP bit). When set high, it indicates an address byte; when set low it indicates a data byte. A data frame is illustrated in Figure 15-13.
- Parity bit is disabled.



The SCB can be used as either master or slave device in UART\_MP mode. Both SCB\_TX\_CTRL and SCB\_RX\_CTRL registers should be set to 9-bit data frame size. When the SCB works as UART\_MP master device, the firmware changes the MP flag for every address or data frame. When it works as UART\_MP slave device, the MP\_MODE field of the SCB\_UART\_RX\_CTRL register should be set to '1'. The SCB\_RX\_MATCH register should be set for the slave address and address mask. The matched address is written in the RX\_FIFO when ADDR\_ACCEPT field of the SCB\_CTRL register is set to '1'. If received address does not match its own address, then the interface ignores the following data, until next address is received for compare.

#### **UART Local Interconnect Network (LIN) Mode**

The LIN protocol is supported by the SCB as part of the standard UART. LIN is designed with single-master-multi-slave topology. There is one master node and multiple slave nodes on the LIN bus. The SCB UART supports both LIN master and slave functionality. The LIN specification defines both physical layer (layer 1) and data link layer (layer 2). Figure 15-14 illustrates the UART\_LIN and LIN Transceiver.

LIN Slave 1

UART LIN

TX

LIN Transceiver

LIN Slave 2

UART LIN

TX

RX

LIN Transceiver

LIN Transceiver

Figure 15-14. UART\_LIN and LIN Transceiver




LIN protocol defines two tasks:

- Master task: This task involves sending a header packet to initiate a LIN transfer.
- Slave task: This task involves transmitting or receiving a response.

The master node supports master task and slave task; the slave node supports only slave task, as shown in Figure 15-15.

Figure 15-15. LIN Bus Nodes and Tasks




#### **LIN Frame Structure**

LIN is based on the transmission of frames at pre-determined moments of time. A frame is divided into header and response fields, as shown in Figure 15-16.

- The header field consists of:
  - ☐ Break field (at least 13 bit periods with the value '0').
  - Sync field (a 0x55 byte frame). A sync field can be used to synchronize the clock of the slave task with that of the master task.
  - Identifier field (a frame specifying a specific slave).
- The response field consists of data and checksum.

Figure 15-16. LIN Frame Structure



In LIN protocol communication, the least significant bit (LSB) of the data is sent first and the most significant bit (MSB) last. The start bit is encoded as zero and the stop bit is encoded as one. The following sections describe all the byte fields in the LIN frame.

#### **Break Field**

Every new frame starts with a break field, which is always generated by the master. The break filed has logical zero with a minimum of 13 bit times and followed by a break delimiter. The break field structure is as shown in Figure 15-17.

Figure 15-17. LIN Break Field



#### Sync Field

This is the second field transmitted by the master in the header field; its value is 0x55. A sync field can be used to synchronize the clock of the slave task with that of the master task for automatic baud rate detection. Figure 15-18 shows the LIN sync field structure.

Figure 15-18. LIN Sync Field





#### Protected identifier (PID) Field

A protected identifier field consists of two sub-fields: the frame identifier (bits 0-5) and the parity (bit 6 and bit 7). The PID field structure is shown in Figure 15-19.

- Frame identifier: The frame identifiers are split into three categories
  - □ Values 0 to 59 (0x3B) are used for signal carrying frames
  - □ 60 (0x3C) and 61 (0x3D) are used to carry diagnostic and configuration data
  - □ 62 (0x3E) and 63 (0x3F) are reserved for future protocol enhancements
- Parity: Frame identifier bits are used to calculate the parity

Figure 15-19 shows the PID field structure.

Figure 15-19. PID Field



**Data.** In LIN, every frame can carry a minimum of one byte and maximum of 8 bytes of data. Here, the LSB of the data byte is sent first and the MSB of the data byte is sent last.

#### Checksum

The checksum is the last byte field in the LIN frame. It is calculated by inverting the 8-bit sum along with carryover of all data bytes only or the 8-bit sum with the carryover of all data bytes and the PID field. There are two types of checksums in LIN frames. They are:

- Classic checksum: the checksum calculated over all the data bytes only (used in LIN 1.x slaves).
- Enhanced checksum: the checksum calculated over all the data bytes along with the protected identifier (used in LIN 2.x slaves).

#### **LIN Frame Types**

The type of frame refers to the conditions that need to be valid to transmit the frame. According to the LIN specification, there are five different types of LIN frames. A node or cluster does not have to support all frame types.

#### **Unconditional Frame**

These frames carry the signals and their frame identifiers (of 0x00 to 0x3B range). The subscriber will receive the frames and make it available to the application; the publisher of the frame will provide the response to the header.

#### **Event-Triggered Frame**

The purpose of an event-triggered frame is to increase the responsiveness of the LIN cluster without assigning too much of the bus bandwidth to polling of multiple slave nodes with seldom occurring events. Event-triggered frames carry the response of one or more unconditional frames. The unconditional frames associated with an event triggered frame should:

- Have equal length
- Use the same checksum model (either classic or enhanced)
- Reserve the first data field to its protected identifier
- Be published by different slave nodes
- Not be included directly in the same schedule table as the event-triggered frame

#### **Sporadic Frame**

The purpose of the sporadic frames is to merge some dynamic behavior into the schedule table without affecting the rest of the schedule table. These frames have a group of unconditional frames that share the frame slot. When the sporadic frame is due for transmission, the unconditional frames are checked if they have any updated signals. If no signals are updated, no frame will be transmitted and the frame slot will be empty.



#### **Diagnostic Frames**

Diagnostic frames always carry transport layer, and contains eight data bytes.

The frame identifier for diagnostic frame is:

- Master request frame (0x3C), or
- Slave response frame (0x3D)

Before transmitting a master request frame, the master task queries its diagnostic module to see if it will be transmitted or if the bus will be silent. A slave response frame header will be sent unconditionally. The slave tasks publish and subscribe to the response according to their diagnostic modules.

#### **Reserved Frames**

These frames are reserved for future use; their frame identifiers are 0x3E and 0x3F.

#### LIN Go-To-Sleep and Wake-Up

The LIN protocol has the feature of keeping the LIN bus in Sleep mode, if the master sends the go-to-sleep command. The go-to-sleep command is a master request frame (ID = 0x3C) with the first byte field is equal to 0x00 and rest set to 0xFF. The slave node application may still be active after the go-to-sleep command is received. This behavior is application specific. The LIN slave nodes automatically enter Sleep mode if the LIN bus inactivity is more than four seconds.

Wake-up can be initiated by any node connected to the LIN bus – either LIN master or any of the LIN slaves by forcing the bus to be dominant for 250 µs to 5 ms. Each slave should detect the wakeup request and be ready to process headers within 100 ms. The master should also detect the wakeup request and start sending headers when the slave nodes are active.

To support LIN, a dedicated (off-chip) line driver/receiver is required. Supply voltage range on the LIN bus is 7 V to 18 V. Typically, LIN line drivers will drive the LIN line with the value provided on the SCB TX line and present the value on the LIN line to the SCB RX line. By comparing TX and RX lines in the SCB, bus collisions can be detected (indicated by the SCB\_UART\_ARB\_LOST field of the SCB\_INTR\_TX register).

#### Configuring the SCB as Standard UART Interface

To configure the SCB as a standard UART interface, set various register bits in the following order:

- 1. Configure the SCB as UART interface by writing '10' to the MODE field (bits [25:24]) of the SCB\_CTRL register.
- 2. Configure the UART interface to operate as a Standard protocol by writing '00' to the MODE field (bits [25:24]) of the SCB\_UART\_CTRL register.
- 3. To enable the UART MP Mode or UART LIN Mode, write '1' to the MP\_MODE (bit 10) or LIN\_MODE (bit 12) respectively of the SCB\_UART\_RX\_CTRL register.
- 4. Follow steps 2 to 5 described in "Enabling and Initializing UART" on page 139.

Note that PSoC Creator does all this automatically with the help of GUIs. For more information on these registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

#### 15.3.3.2 SmartCard (ISO7816)

ISO7816 is asynchronous serial interface, defined with single-master-single slave topology. ISO7816 defines both Reader (master) and Card (slave) functionality. For more information, refer to the ISO7816 Specification. Only master (reader) function is supported by the SCB. This block provides the basic physical layer support with asynchronous character transmission. UART\_TX line is connected to SmartCard I/O line, by internally multiplexing between UART\_TX and UART\_RX control modules.

The SmartCard transfer is similar to a UART transfer, with the addition of a negative acknowledgement (NACK) that may be sent from the receiver to the transmitter. A NACK is always '0'. Both master and slave may drive the same line, although never at the same time.


A SmartCard transfer has the transmitter drive the start bit and data bits (and optionally a parity bit). After these bits, it enters its stop period by releasing the bus. Releasing results in the line being '1' (the value of a stop bit). After one bit transfer period into the stop period, the receiver may drive a NACK on the line (a value of '0') for one bit transfer period. This NACK is observed by the transmitter, which reacts by extending its stop period by one bit transfer period. For this protocol to work, the stop period should be longer than one bit transfer period. Note that a data transfer with a NACK takes one bit transfer period



longer, than a data transfer without a NACK. Typically, implementations use a tristate driver with a pull-up resistor, such that when the line is not transmitting data or transmitting the Stop bit, its value is '1'.

Figure 15-20 illustrates the SmartCard protocol.

Figure 15-20. SmartCard Example



The communication Baud rate for ISO7816 is given as:

Baud rate=  $f_{7816} \times (D/F)$ 

Where f<sub>7816</sub> is the clock frequency, F is the clock rate conversion integer, and D is the baud rate adjustment integer.

By default, F = 372, D = f1, and the maximum clock frequency is 5 MHz. Thus, maximum baud rate is 13.4 Kbps. Typically, a 3.57-MHz clock is selected. The typical value of the baud rate is 9.6 Kbps.

#### Configuring SCB as UART SmartCard Interface

To configure the SCB as a UART SmartCard interface, set various register bits in the following order; note that PSoC Creator does all this automatically with the help of GUIs. For more information on these registers, see the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.

- 1. Configure the SCB as UART interface by writing '10' to the MODE (bits [25:24]) of the SCB\_CTRL register.
- 2. Configure the UART interface to operate as a SmartCard protocol by writing '01' to the MODE (bits [25:24]) of the SCB UART CTRL register.
- 3. Follow steps 2 to 5 described in "Enabling and Initializing UART" on page 139.

#### 15.3.3.3 IrDA


The SCB supports the Infrared Data Association (IrDA) protocol for data rates of up to 115.2 Kbps using the UART interface. It supports only the basic physical layer of IrDA protocol with rates less than 115.2 Kbps. Hence, the system instantiating this block must consider how to implement a complete IrDA communication system with other available system resources.

The IrDA protocol adds a modulation scheme to the UART signaling. At the transmitter, bits are modulated. At the receiver, bits are demodulated. The modulation scheme uses a Return-to-Zero-Inverted (RZI) format. A bit value of '0' is signaled by a short '1' pulse on the line and a bit value of '1' is signaled by holding the line to '0'. For these data rates (<=115.2 Kbps), the RZI modulation scheme is used and the pulse duration is 3/16 of the bit period. The sampling clock frequency should be set 16 times the selected baud rate, by configuring the SCB\_OVS field of the SCB\_CTRL register.

Different communication speeds under 115.2 Kbps can be achieved by configuring corresponding block clock frequency. Additional allowable rates are 2.4 Kbps, 9.6 Kbps, 19.2 Kbps, 38.4 Kbps, and 57.6 Kbps. An IrDA serial infrared interface operates at 9.6 Kbps. Figure 15-21 shows how a UART transfer is IrDA modulated.



Figure 15-21. IrDA Example



#### Configuring the SCB as UART IrDA Interface

To configure the SCB as a UART IrDA interface, set various register bits in the following order; note that PSoC Creator does all this automatically with the help of GUIs. For more information on these registers, see the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.

- 1. Configure the SCB as UART interface by writing '10' to the MODE (bits [25:24]) of the SCB CTRL register.
- 2. Configure the UART interface to operate as IrDA protocol by writing '10' to the MODE (bits [25:24]) of the SCB\_UART\_CTRL register.
- 3. Enable the Median filter on the input interface line by writing '1' to MEDIAN (bit 9) of the SCB RX CTRL register.
- 4. Configure the SCB as described in "Enabling and Initializing UART" on page 139.

#### 15.3.4 UART Registers

The UART interface is controlled using a set of 32-bit registers listed in Table 15-9. For more information on these registers, see the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.

Table 15-9. UART Registers

Register Name	Operation
SCB_CTRL	Enables the SCB; selects the type of serial interface (SPI, UART, I <sup>2</sup> C)
SCB_UART_CTRL	Used to select the sub-modes of UART (standard UART, SmartCard, IrDA), also used for local loop back control.
SCB_UART_RX_STATUS	Used to specify the BR_COUNTER value that determines the bit period. This is used to set the accuracy of the SCB clock. This value provides more granularity than the OVS bit in SCB_CTRL register.
SCB_UART_TX_CTRL	Used to specify the number of stop bits, enable parity, select the type of parity, and enable retransmission on NACK.
SCB_UART_RX_CTRL	Performs same function as SCB_UART_TX_CTRL but is also used for enabling multi processor mode, LIN mode drop on parity error, and drop on frame error.
SCB_TX_CTRL	Used to specify the data frame width and to specify whether MSB or LSB is the first bit in transmission.
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.
SCB_UART_FLOW_CONTROL	Configures flow control for UART transmitter.



#### 15.3.5 UART Interrupts

The UART supports both internal and external interrupt requests. The internal interrupt events are listed in this section. PSoC Creator generates the necessary interrupt service routines (ISRs) for handling buffer management interrupts. Custom ISRs can also be used by connecting the external interrupt component to the interrupt output of the UART component (with external interrupts enabled).

The UART predefined interrupts can be classified as TX interrupts and RX interrupts. The TX interrupt output is the logical OR of the group of all possible TX interrupt sources. This signal goes high when any of the enabled TX interrupt sources is true. The RX interrupt output is the logical OR of the group of all possible RX interrupt sources. This signal goes high when any of the enabled Rx interrupt sources is true. The UART provides interrupts on the following events:

#### TX

- TX FIFO has less entries than the value specified by TRIGGER LEVEL in SCB TX FIFO CTRL
- TX FIFO is not full
- TX FIFO is empty
- TX FIFO overflow
- TX FIFO underflow
- TX received a NACK in SmartCard mode
- □ TX done
- Arbitration lost (in LIN or SmartCard modes)

#### RX

- RX FIFO has less entries than the value specified by TRIGGER LEVEL in SCB RX FIFO CTRL
- □ RX FIFO is full
- RX FIFO is not empty
- RX FIFO overflow
- RX FIFO underflow
- Frame error in received data frame
- Parity error in received data frame
- LIN baud rate detection is completed
- LIN break detection is successful

#### 15.3.6 Enabling and Initializing UART

The UART must be programmed in the following order:

- 1. Program protocol specific information using the SCB\_UART\_CTRL register, according to Table 15-10. This includes selecting the submodes of the protocol, transmitter-receiver functionality, and so on.
- Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers, as shown in Table 15-11.
  - a. Specify the data frame width.
  - b. Specify whether MSB or LSB is the first bit to be transmitted or received.
- Program the transmitter and receiver FIFOs using the SCB\_TX\_FIFO\_CTRL and SCB\_RX\_FIFO\_CTRL registers respectively, as shown in Table 15-12.
  - a. Set the trigger level.
  - b. Clear the transmitter and receiver FIFO and Shift registers.
  - c. Freeze the TX and RX FIFOs.
- 4. Program the SCB CTRL register to enable the SCB block. Also select the mode of operation (Table 15-13).
- 5. Enable the block (write a '1' to the ENABLED bit of the SCB\_CTRL register). After the block is enabled, control bits should not be changed. Changes should be made after disabling the block; for example, to modify the operation mode (from



SmartCard to IrDA). The change takes effect only after the block is re-enabled. Note that re-enabling the block causes reinitialization and the associated state is lost (for example FIFO content).

Table 15-10. SCB\_UART\_CTRL Register

Bits	Name	Value	Description
[25:24] MODE		00	Standard UART
	01	SmartCard	
	10	IrDA	
		11	Reserved
16	LOOP_BACK	Loop back control. This allows a SCB UART transmitter to communicate with its receiver counterpart.	

#### Table 15-11. SCB\_TX\_CTRL/SCB\_RX\_CTRL Registers

Bits	Name	Description
[3:0]	DATA_ WIDTH	'DATA_WIDTH + 1' is the no. of bits in the transmitted or received data frame. The valid range is [3, 15]. This does not include start, stop, and parity bits.
8 MSB_FIRST	1 = MSB first	
	0 = LSB first	
9	MEDIAN	This is for SCB_RX_CTRL only.  Decides whether a digital three-tap median filter is applied on the input interface lines. This filter should reduce susceptibility to errors, but it requires higher oversampling values. For the UART IrDA mode, this should always be '1'.  1 = Enabled  0 = Disabled

#### Table 15-12. SCB\_TX\_FIFO\_CTRL/SCB\_RX\_FIFO\_CTRL Registers

Bits	Name	Description
[7:0]	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries or receiver FIFO has more entries than the value of this field, a transmitter or receiver trigger event is generated in the respective case.
16	CLEAR	When '1', the transmitter or receiver FIFO and the shift registers are cleared/invalidated.
17	IFRFF/F	When '1', hardware reads/writes to the transmitter or receiver FIFO have no effect. Freeze will not advance the TX or RX FIFO read/write pointer.

#### Table 15-13. SCB\_CTRL Register

Bits	Name	Value	Description
	[25:24] MODE	00	I <sup>2</sup> C mode
125:241		01	SPI mode
[23.24]		10	UART mode
		11	Reserved
31	ENABLED	0	SCB block disabled
31		1	SCB block enabled



# 15.4 Inter Integrated Circuit (I<sup>2</sup>C)

This section explains the  $I^2C$  implementation in PSoC. For more information on the  $I^2C$  protocol specification, refer to the  $I^2C$ -bus specification available on the NXP website.

#### 15.4.1 Features

This block supports the following features:

- Master, slave, and master/slave mode
- Slow-mode (50 kbps), standard-mode (100 kbps), fast-mode (400 kbps), and fast-mode plus (1000 kbps) data-rates
- 7- or 10-bit slave addressing (10-bit addressing requires firmware support)
- Clock stretching and collision detection
- Programmable oversampling of I<sup>2</sup>C clock signal (SCL)
- Error reduction using an digital median filter on the input path of the I<sup>2</sup>C data signal (SDA)
- Glitch-free signal transmission with an analog glitch filter
- Interrupt or polling CPU interface

#### 15.4.2 General Description

Figure 15-22 illustrates an example of an I<sup>2</sup>C communication network.




Figure 15-22. I<sup>2</sup>C Interface Block Diagram

The standard I<sup>2</sup>C bus is a two wire interface with the following lines:

- Serial Data (SDA)
- Serial Clock (SCL)

I<sup>2</sup>C devices are connected to these lines using open collector or open-drain output stages, with pull-up resistors (Rp). A simple master/slave relationship exists between devices. Masters and slaves can operate as either transmitter or receiver. Each slave device connected to the bus is software addressable by a unique 7-bit address. PSoC also supports 10-bit address matching for I<sup>2</sup>C with firmware support.



#### 15.4.3 Terms and Definitions

Table 15-14 explains the commonly used terms in an I<sup>2</sup>C communication network.

Table 15-14. Definition of I<sup>2</sup>C Bus Terminology

Term	Description
Transmitter	The device that sends data to the bus
Receiver	The device that receives data from the bus
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer
Slave	The device addressed by a master
Multi-master	More than one master can attempt to control the bus at the same time without corrupting the message
Arbitration	Procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the winning message is not corrupted
Synchronization	Procedure to synchronize the clock signals of two or more devices

#### 15.4.3.1 Clock Stretching

When a slave device is not yet ready to process data, it may drive a '0' on the SCL line to hold it down. Due to the implementation of the I/O signal interface, the SCL line value will be '0', independent of the values that any other master or slave may be driving on the SCL line. This is known as clock stretching and is the only situation in which a slave drives the SCL line. The master device monitors the SCL line and detects it when it cannot generate a positive clock pulse ('1') on the SCL line. It then reacts by delaying the generation of a positive edge on the SCL line, effectively synchronizing with the slave device that is stretching the clock.

#### 15.4.3.2 Bus Arbitration

The I<sup>2</sup>C protocol is a multi-master, multi-slave interface. Bus arbitration is implemented on master devices by monitoring the SDA line. Bus collisions are detected when the master observes an SDA line value that is not the same as the value it is driving on the SDA line. For example, when master 1 is driving the value '1' on the SDA line and master 2 is driving the value '0' on the SDA line, the actual line value will be '0' due to the implementation of the I/O signal interface. Master 1 detects the inconsistency and loses control of the bus. Master 2 does not detect any inconsistency and keeps control of the bus.

# 15.4.4 I<sup>2</sup>C Modes of Operation

I<sup>2</sup>C is a synchronous single master, multi-master, multi-slave serial interface. Devices operate in either master mode, slave mode, or master/slave mode. In master/slave mode, the device switches from master to slave mode when it is addressed. Only a single master may be active during a data transfer. The active master is responsible for driving the

clock on the SCL line. Table 15-15 illustrates the I<sup>2</sup>C modes of operation.

Table 15-15, I<sup>2</sup>C Modes

Mode	Description
Slave	Slave only operation (default)
Master	Master only operation
Multi-master	Supports more than one master on the bus
Multi-master-slave	Simultaneous slave and multi-master operation

Data transfer through the I<sup>2</sup>C bus follows a specific format. Table 15-16 lists some common bus events that are part of an I<sup>2</sup>C data transfer. The Write Transfer and Read Transfer sections explain the I<sup>2</sup>C bus bit format during data transfer.

Table 15-16. I<sup>2</sup>C Bus Events Terminology


Bus Event	Description
START	A HIGH to LOW transition on the SDA line while SCL is HIGH
STOP	A LOW to HIGH transition on the SDA line while SCL is HIGH
ACK	The receiver pulls the SDA line LOW and it remains LOW during the HIGH period of the clock pulse, after the transmitter transmits each byte. This indicates to the transmitter that the receiver received the byte properly.
NACK	The receiver does not pull the SDA line LOW and it remains HIGH during the HIGH period of clock pulse after the transmitter transmits each byte. This indicates to the transmitter that the receiver received the byte properly.
Repeated START	START condition generated by master at the end of a transfer instead of a STOP condition
DATA	SDA status change while SCL is low (data changing), and no change while SCL is high (data valid)

When operating in multi-master mode, the bus should always be checked to see if it is busy; another master may already be communicating with a slave. In this case, the master must wait until the current operation is complete before issuing a START signal (see Table 15-16, Figure 15-23, and Figure 15-24). The master looks for a STOP signal as an indicator that it can start its data transmission.

When operating in multi-master-slave mode, if the master loses arbitration during data transmission, the hardware reverts to slave mode and the received byte generates a slave address interrupt, so that the device is ready to respond to any other master on the bus. With all of these modes, there are two types of transfer - read and write. In write transfer, the master sends data to slave; in read transfer, the master receives data from slave. Write and read transfer examples are available in "Master Mode Transfer Examples" on page 150, "Slave Mode Transfer Examples" on page 152, and "Multi-Master Mode Transfer Example" on page 156.




#### 15.4.4.1 Write Transfer



- A typical write transfer begins with the master generating a START condition on the I<sup>2</sup>C bus. The master then writes a 7-bit I<sup>2</sup>C slave address and a write indicator ('0') after the START condition. The addressed slave transmits an acknowledgement byte by pulling the data line low during the ninth bit time.
- If the slave address does not match any of the slave devices or if the addressed device does not want to acknowledge the request, it transmits a no acknowledgement (NACK) by not pulling the SDA line low. The absence of an acknowledgement, results in an SDA line value of '1' due to the pull-up resistor implementation.
- If no acknowledgement is transmitted by the slave, the master may end the write transfer with a STOP event. The master can also generate a repeated START condition for a retry attempt.
- The master may transmit data to the bus if it receives an acknowledgement. The addressed slave transmits an acknowledgement to confirm the receipt of every byte of data written. Upon receipt of this acknowledgement, the master may transmit another data byte.
- When the transfer is complete, the master generates a STOP condition.

#### 15.4.4.2 Read Transfer

Figure 15-24. Master Read Data Transfer



- A typical read transfer begins with the master generating a START condition on the I<sup>2</sup>C bus. The master then writes a 7-bit I<sup>2</sup>C slave address and a read indicator ('1') after the START condition. The addressed slave transmits an acknowledgement by pulling the data line low during the ninth bit time.
- If the slave address does not match with that of the connected slave device or if the addressed device does not want to acknowledge the request, a no acknowledgement (NACK) is transmitted by not pulling the SDA line low. The absence of an acknowledgement, results in an SDA line value of '1' due to the pull-up resistor implementation.
- If no acknowledgement is transmitted by the slave, the master may end the read transfer with a STOP event. The master can also generate a repeated START condition for a retry attempt.
- If the slave acknowledges the address, it starts transmitting data after the acknowledgement signal. The master transmits an acknowledgement to confirm the receipt of each data byte sent by the slave. Upon receipt of this acknowledgement, the addressed slave may transmit another data byte.
- The master can send a NACK signal to the slave to stop the slave from sending data bytes. This completes the read transfer.
- When the transfer is complete, the master generates a STOP condition.



#### 15.4.5 Easy I2C (EZI2C) Protocol

The Easy I2C (EZI2C) protocol is a unique communication scheme built on top of the I<sup>2</sup>C protocol by Cypress. It uses a software wrapper around the standard I<sup>2</sup>C protocol to communicate to an I<sup>2</sup>C slave using indexed memory transfers. This removes the need for CPU intervention at the level of individual frames.

The EZI2C protocol defines an 8-bit address that indexes a memory array (8-bit wide 32 locations) located on the slave device. Five lower bits of the EZ address are used to address these 32 locations. The number of bytes transferred to or from the EZI2C memory array can be found by comparing the EZ address at the START event and the EZ address at the STOP event.

**Note** The I<sup>2</sup>C block has a hardware FIFO memory, which is 16 bits wide and 16 locations deep with byte write enable. The access methods for EZ and non-EZ functions are different. In non-EZ mode, the FIFO is split into TXFIFO and RXFIFO. Each has 16-bit wide eight locations. In EZ mode, the FIFO is used as a single memory unit with 8-bit wide 32 locations.

EZI2C has two types of transfers: a data write from the master to an addressed slave memory location, and a read by the master from an addressed slave memory location.

#### 15.4.5.1 Memory Array Write

An EZ write to a memory array index is by means of an I<sup>2</sup>C write transfer. The first transmitted write data is used to send an EZ address from the master to the slave. The five lowest significant bits of the write data are used as the "new" EZ address at the slave. Any additional write data elements in the write transfer are bytes that are written to the memory array. The EZ address is automatically incremented by the slave as bytes are written into the memory array. If the number of continuous data bytes written to the EZI2C buffer exceeds EZI2C buffer boundary, it overwrites the last location for every subsequent byte.

#### 15.4.5.2 Memory Array Read

An EZ read from a memory array index is by means of an I<sup>2</sup>C read transfer. The EZ read relies on an earlier EZ write to have set the EZ address at the slave. The first received read data is the byte from the memory array at the EZ address memory location. The EZ address is automatically incremented as bytes are read from the memory array. The address wraps around to zero when the final memory location is reached.




Figure 15-25. EZI2C Write and Read Data Transfer



# 15.4.6 I2C Registers

The  $I^2C$  interface is controlled by reading and writing a set of configuration, control, and status registers, as listed in Table 15-17.

Table 15-17. I2C Registers

Register	Function			
SCB_CTRL	Enables the I2C block and selects the type of serial interface (SPI, UART,I2C). Also used to select internally and externally clocked operation and EZ and non-EZ modes of operation.			
SCB_I2C_CTRL	Selects the mode (master, slave) and sends an ACK or NACK signal based on receiver FIFO status.			
SCB_I2C_STATUS	Indicates bus busy status detection, read/write transfer status of the slave/master, and stores the EZ slave address.			
SCB_I2C_M_CMD	Enables the master to generate START, STOP, and ACK/NACK signals.			
SCB_I2C_S_CMD	Enables the slave to generate ACK/NACK signals.			
SCB_STATUS	Indicates whether the externally clocked logic is using the EZ memory. This bit can be used by software to determine whether it is safe to issue a software access to the EZ memory.			
SCB_I2C_CFG	Configures filters, which remove glitches from the SDA and SCL lines.			
SCB_TX_CTRL	Specifies the data frame width; also used to specify whether MSB or LSB is the first bit in transmission.			
SCB_TX_FIFO_CTRL	Specifies the trigger level, clearing of the transmitter FIFO and shift registers, and FREEZE operation of the transmitter FIFO.			
SCB_TX_FIFO_STATUS	Indicates the number of bytes stored in the transmitter FIFO, the location from which a data frame is read by the hardware (read pointer), the location from which a new data frame is written (write pointer), and decides if the transmitter FIFO holds the valid data.			
SCB_TX_FIFO_WR	Holds the data frame written into the transmitter FIFO. Behavior is similar to that of a PUSH operation.			
SCB_RX_CTRL	Performs the same function as that of the SCB_TX_CTRL register, but for the receiver. Also decides whether a median filter is to be used on the input interface lines.			
SCB_RX_FIFO_CTRL	Performs the same function as that of the SCB_TX_FIFO_CTRL register, but for the receiver.			
SCB_RX_FIFO_STATUS	Performs the same function as that of the SCB_TX_FIFO_STATUS register, but for the receiver.			
SCB_RX_FIFO_RD	Holds the data read from the receiver FIFO. Reading a data frame removes the data frame from the FIFO; behavior is similar to that of a POP operation. This register has a side effect when read by software: a data frame is removed from the FIFO.			
SCB_RX_FIFO_RD_SILENT	Holds the data read from the receiver FIFO. Reading a data frame does not remove the data frame from the FIFO; behavior is similar to that of a PEEK operation.			
SCB_RX_MATCH	Stores slave device address and is also used as slave device address MASK.			
SCB_EZ_DATA	Holds the data in an EZ memory location.			

**Note** Detailed descriptions of the  $I^2C$  register bits are available in the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.



## 15.4.7 I2C Interrupts

The fixed-function I<sup>2</sup>C block generates interrupts for the following conditions.

#### ■ I2C Master

- □ I2C master lost arbitration
- 12C master received NACK
- □ I2C master received ACK
- □ I2C master sent STOP
- I2C bus error (unexpected stop/start condition detected)

#### ■ I2C Slave

- I2C slave lost arbitration
- □ I2C slave received NACK
- □ I2C slave received ACK
- □ I2C slave received STOP
- □ I2C slave received START
- □ I2C slave address matched
- I2C bus error (unexpected stop/start condition detected)

#### TX

- TX FIFO has less entries than the value specified by TRIGGER LEVEL in SCB TX FIFO CTRL
- TX FIFO is not full
- □ TX FIFO is empty
- □ TX FIFO overflow
- ☐ TX FIFO underflow

#### RX

- RX FIFO has less entries than the value specified by TRIGGER\_LEVEL in SCB\_RX\_FIFO\_CTRL
- RX FIFO is full
- RX FIFO is not empty
- □ RX FIFO overflow
- □ RX FIFO underflow
- I2C Externally Clocked
  - □ Wake up request on address match
  - I2C STOP detection at the end of each transfer
  - I2C STOP detection at the end of a write transfer
  - I2C STOP detection at the end of a read transfer

The I2C interrupt signal is hard-wired to the Cortex-M0 NVIC and cannot be routed to external pins.

The interrupt output is the logical OR of the group of all possible interrupt sources. The interrupt is triggered when any of the enabled interrupt conditions are met. Interrupt status registers are used to determine the actual source of the interrupt. For more information on interrupt registers, see the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM*.

# 15.4.8 Enabling and Initializing the I2C

The following section describes the method to configure the I2C block for standard (non-EZ) mode and EZI2C mode.

## 15.4.8.1 Configuring for I2C Standard (Non-EZ) Mode

The I2C interface must be programmed in the following order.

- Program protocol specific information using the SCB\_I2C\_CTRL register according to Table 15-18. This includes selecting master - slave functionality.
- Program the generic transmitter and receiver information using the SCB\_TX\_CTRL and SCB\_RX\_CTRL registers, as shown in Table 15-19.
  - a. Specify the data frame width.
  - Specify that MSB is the first bit to be transmitted/ received.
- 3. Program transmitter and receiver FIFO using the SCB\_TX\_FIFO\_CTRL and SCB\_RX\_FIFO\_CTRL registers, respectively, as shown in Table 15-20.
  - a. Set the trigger level.
  - Clear the transmitter and receiver FIFO and Shift registers.
- Program the SCB\_CTRL register to enable the I2C block and select the I2C mode. These register bits are shown in Table 15-21. For a complete description of the I2C registers, see the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

Table 15-18. SCB\_I2C\_CTRL Register

Bits	Name	Value	Description
30	SLAVE_MODE	1	Slave mode
31	MASTER MODE	1	Master mode



Table 15-19. SCB\_TX\_CTRL/SCB\_RX\_CTRL Register

Bits	Name	Description	
[3:0]	DATA_ WIDTH	'DATA_WIDTH + 1' is the number of bits in the transmitted or received data frame. For I2C, this is always 7.	
	MSB FIRST	1= MSB first (this should always be true for I2C)	
8	MSB_FIRST	0= LSB first	
		This is for SCB_RX_CTRL only.	
9	MEDIAN	Decides whether a digital three-tap median filter is applied on the input interface lines. This filter should reduce susceptibility to errors, but it requires higher oversampling values.	
		1=Enabled	
		0=Disabled	

#### Table 15-20. SCB\_TX\_FIFO\_CTRL/SCB\_RX\_FIFO\_CTRL

Bits	Name	Description
[7:0]	TRIGGER_LEVEL	Trigger level. When the transmitter FIFO has less entries or the receiver FIFO has more entries than the value of this field, a transmitter or receiver trigger event is generated in the respective case.
16	CLEAR	When '1', the transmitter or receiver FIFO and the shift registers are cleared.
17	FREEZE	When '1', hardware reads/writes to the transmitter or receiver FIFO have no effect. Freeze does not advance the TX or RX FIFO read/write pointer.

#### Table 15-21. SCB CTRL Registers

Bits	Name	Value	Description
		00	I2C mode
[25:24]	MODE	01	SPI mode
		10	UART mode
		11	Reserved
24	ENADI ED	0	SCB block disabled
31	ENABLED	1	SCB block enabled

#### 15.4.8.2 Configuring for EZI2C Mode

To configure the I2C block for EZI2C mode, set the following I2C register bits

- 1. Select the EZI2C mode by writing '1' to the EZ MODE bit (bit 10) of the SCB CTRL register.
- 2. Follow steps 2 to 4 mentioned in Configuring for EZI2C Mode.
- 3. Set the S READY ADDR ACK (bit 12) and S READY DATA ACK (bit 13) bits of the SCB I2C CTRL register.

## 15.4.9 Internal and External Clock Operation in I2C

The I2C block supports both internally and externally clocked operation for data-rate generation. Internally clocked operations use a clock signal derived from the PSoC system bus clock. Externally clocked operations use a clock provided by the user. Externally clocked operation allows limited functionality in the Deep-Sleep power mode, in which on-chip clocks are not active. For more information on system clocking, see the Clocking System chapter on page 85.

Externally clocked operation is limited to the following cases:

- Slave functionality.
- EZ functionality.

TX and RX FIFOs do not support externally clocked operation; therefore, it is not used for non-EZ functionality.

Internally and externally clocked operations are determined by two register fields of the SCB\_CTRL register:



- EC\_AM\_MODE (Externally Clocked Address Matching Mode): Indicates whether I2C address matching is internally ('0') or externally ('1') clocked.
- EC\_OP\_MODE (Externally Clocked Operation Mode): Indicates whether the rest of the protocol operation (besides I2C address match) is internally ('0') or externally ('1') clocked. As mentioned earlier, externally clocked operation does not support non-EZ functionality.

These two register fields determine the functional behavior of I2C. The register fields should be set based on the required behavior in Active, Sleep, and Deep-Sleep system power modes. Improper setting may result in faulty behavior in certain power modes. Table 15-22 and Table 15-23 describe the settings for I2C in EZ and non-EZ mode.

#### 15.4.9.1 I2C Non-EZ Mode of Operation

Externally clocked operation is not supported for non-EZ functionality because there is no FIFO support for this mode. So, the EC\_OP\_MODE should always be set to '0'for non-EZ mode. However, EC\_AM\_MODE can be set to '0' or '1'. Table 15-22 gives an overview of the possibilities. The combination EC\_AM\_MODE = 0 and EC\_OP\_MODE = 1 is invalid and the block will not respond.

#### EC\_AM\_MODE is '0' and EC\_OP\_MODE is '0'.

This setting only works in Active and Sleep system power modes. All the functionality of the I2C is provided in the internally clocked domain.

## EC\_AM\_MODE is '1' and EC\_OP\_MODE is '0'.

This setting works in Active, Sleep, and Deep-Sleep system power modes. I2C address matching is performed by the externally clocked logic in Active, Sleep, and Deep-Sleep system power modes. When the externally clocked logic matches the address, it sets a wakeup interrupt cause bit, which can be used to generate an interrupt to wakeup the CPU.

Table 15-22. I2C Operation in Non-EZ Mod
--

I2C (Non-EZ) Mode						
System Power	ower EC_OP_MODE = 0		EC_OP_MODE = 1			
Mode	EC_AM_MODE = 0	EC_AM_MODE = 1	EC_AM_MODE = 0	EC_AM_MODE = 1		
Active and Class	Address match using internal clock. Address match using external clock.					
Active and Sleep	Operation using internal clock.	Operation using internal clock.	Not a	innorted		
Deep-Sleep	Not supported	Address match using external clock.	Not supported			
Deep-Sieep	Not supported	Operation using internal clock.				

- In Active system power mode, the CPU is active and the wakeup interrupt cause is disabled (associated MASK bit is '0').
  The externally clocked logic takes care of the address matching and the internally locked logic takes care of the rest of the I2C transfer.
- In the Sleep mode, wakeup interrupt cause can be either enabled or disabled based on the application. The remaining operations are similar to the Active mode.
- In the Deep-Sleep mode, the CPU is shut down and will wake up on I2C activity if the wakeup interrupt cause is enabled. CPU wakeup up takes time and the ongoing I2C transfer is either negatively acknowledged (NACK) or the clock is stretched. In the case of a NACK, the internally clocked logic takes care of the first I2C transfer after it wakes up. For clock stretching, the internally clocked logic takes care of the ongoing/stretched transfer when it wakes up. The register bit S\_NOT\_READY\_ADDR\_NACK (bit 14) of the SCB\_I2C\_CTRL register determines whether the externally clocked logic performs a negative acknowledge ('1') or clock stretch ('0').

## 15.4.9.2 I2C EZ Operation Mode

EZ mode has three possible settings. EC\_AM\_MODE can be set to '0' or '1' when EC\_OP\_MODE is '0' and EC\_AM\_MODE must be set to '1' when EC\_OP\_MODE is '1'. Table 15-23 gives an overview of the possibilities. The grey cells indicate a possible, yet not recommended setting because it involves a switch from the externally clocked logic (slave selection) to the inter-



nally clocked logic (rest of the operation). The combination EC\_AM\_MODE = 0 and EC\_OP\_MODE = 1 is invalid and the block will not respond.

Table 15-23. I2C Operation in EZ Mode

	I2C, EZ Mode							
System Power	ower EC_OP_MODE= 0		EC_OP_MODE = 1					
Mode	EC_AM_MODE = 0	EC_AM_MODE = 1		EC_AM_MODE = 1				
Active and Sleep	Address match using internal clock Operation using internal clock	Address match using external clock Operation using internal clock	Invalid	Address match using external clock Operation using external clock				
Deep-Sleep	Not supported	Address match using external clock Operation using internal clock		Address match using external clock Operation using external clock				

- EC\_AM\_MODE is '0' and EC\_OP\_MODE is '0'. This setting only works in Active and Sleep system power modes.
- EC\_AM\_MODE is '1' and EC\_OP\_MODE is '0'. This setting works same as I2C non-EZ mode.
- EC\_AM\_MODE is '1' and EC\_OP\_MODE is '1'. This setting works in Active and Deep-Sleep system power modes.

The I2C block's functionality is provided in the externally clocked domain. Note that this setting results in externally clocked accesses to the block's SRAM. These accesses may conflict with internally clocked accesses from the device. This may cause wait states or bus errors. The field FIFO\_BLOCK (bit 17) of the SCB\_CTRL register determines whether wait states ('1') or bus errors ('0') are generated.

## 15.4.10 Wake up from Sleep

The system wakes up from Sleep or Deep-Sleep system power modes when an I2C address match occurs. The fixed-function I2C block performs either of two actions after address match: Address ACK or Address NACK.

Address ACK - The I2C slave executes clock stretching and waits until the device wakes up and ACKs the address.

**Address NACK** - The I2C slave NACKs the address immediately. The master must poll the slave again after the device wakeup time is passed. This option is only valid in the slave or multi-master-slave modes.

**Note** The interrupt bit WAKE\_UP (bit 0) of the SCB\_INTR\_I2C\_EC register must be enabled for the I2C to wake up the device on slave address match while switching to the Sleep mode.

**Note** If the device is configured in I2C slave mode, the clock to the SCB should be disabled when entering Deep-Sleep power mode; enable the clock when waking up from Deep-Sleep mode.




# 15.4.11 Master Mode Transfer Examples

Master mode transmits or receives data.

#### 15.4.11.1 Master Transmit

Figure 15-26. Single Master Mode Write Operation Flow Chart





## 15.4.11.2 Master Receive

RX FIFO full? Yes Е No Disable Fixed Function I2C block Receiving one byte data complete? No Error Е Select Master mode Enable RX FIFO Data transfer Send ACK complete? Yes Enable Fixed Function I2C block STOP Send NACK Send START signal Send STOP RESTART signal No Error (stretch) of one byte slave address complete? Yes Address ACK'ed or NACK STOP/ NACK'ed? RESTART ACK Set Fixed Function I2C block Report and to receive mode

Figure 15-27. Single Master Mode Read Operation Flow Chart




# 15.4.12 Slave Mode Transfer Examples

Slave mode transmits or receives data.

#### 15.4.12.1 Slave Transmit

Figure 15-28. Slave Mode Write Operation Flow Chart




152



#### 15.4.12.2 Slave Receive

Figure 15-29. Slave Mode Read Operation Flow Chart






# 15.4.13 EZ Slave Mode Transfer Example

The EZ Slave mode transmits or receives data.

#### 15.4.13.1 EZ Slave Transmit

Figure 15-30. EZI2C Slave Mode Write Operation Flow Chart




154



## 15.4.13.2 EZ Slave Receive

Figure 15-31. EZI2C Slave Mode Read Operation Flow Chart






# 15.4.14 Multi-Master Mode Transfer Example

In multi-master mode, data can be transferred with the slave mode enabled or not enabled.

## 15.4.14.1 Multi-Master - Slave Not Enabled


Figure 15-32. Multi-Master, Slave Not Enabled Flow Chart





# 15.4.14.2 Multi-Master - Slave Enabled

Figure 15-33. Multi-Master, Slave Enabled Flow Chart





# 16. Controller Area Network (CAN)



The CAN peripheral is a fully functional Controller Area Network (CAN) supporting communication baud rates up to 1 Mbps. The PSoC 4100S Plus device has one CAN controller block, which can be routed to different sets of pins. The CAN controller block is not available in the PSoC 4100S device. These CAN controllers are CAN2.0A and CAN2.0B compliant to the ISO-11898 specification. The CAN protocol was originally designed for automotive applications with a focus on a high level of fault detection and recovery. This ensures high communication reliability at a low cost. Because of its success in automotive applications, CAN is used as a standard communication protocol for motion-oriented embedded control applications (CANOpen) and factory automation applications (DeviceNet). The CAN features allow the efficient implementation of higher level protocols without affecting the performance of the microcontroller CPU.

CAN Node 1

PSOC

CAN Drivers

CAN Controller

CAN Transceiver

CAN\_H

CAN\_L

CAN\_H

CAN\_L

CAN\_H

C

Figure 16-1. CAN Bus System Implementation

# 16.1 Features

- Compliant with CAN2.0A/B protocol specification:
  - Standard and extended frames
  - □ Remote transmission request (RTR) support
  - Programmable bit rate up to 1 Mbps
- Receive path:
  - □ Sixteen receive message buffers
  - Sixteen acceptance filters and acceptance masks
  - DeviceNet addressing support
  - Option to link multiple receive buffers to form a hardware FIFO
- Transmit path:
  - □ Eight transmit message buffers
  - Programmable priority for each transmit message buffer
  - Supports single shot transmission of messages
- Listen-Only mode for auto baud detection
- Internal and external loopback modes for block level testing
- Ability to wake up the device from Sleep mode on bus activity
- Counter for implementing time-triggered CAN



# 16.2 Block Diagram

To transmit a message, the host controller stores a message in the transmit message buffer and informs the transmit message handler, which transmits the message. When a message is received, it is stored in the memory buffer and the host controller can process it on demand. The transmission and reception are mainly governed by the status and configuration registers. The interrupt controller unit handles various interrupts of the CAN module. Figure 16-2 illustrates this process.




Figure 16-2. CAN Block Diagram

# 16.3 CAN Message Frames

In CAN, four main frame types govern the transmission and reception of messages:

- Data frames
- Remote frame
- Frror frame
- Overload frame

#### 16.3.1 Data Frames


Data frames are mainly used to transfer data between transmitter and receiver. CAN supports mainly two types of data frames: Standard Data Frame and Extended Data Frame. For a CAN frame, '0' is referred to as the dominant bit and '1' as a recessive bit.



#### 16.3.1.1 Standard Data Frame

Figure 16-3 illustrates the standard data frame for CAN.

Figure 16-3. Standard Data Frame



Start of frame. The beginning of a data frame is indicated by the start of frame bit. It is a single dominant bit.

Identifier. For a basic CAN data frame, the identifier is 11 bits long. It is mainly used to filter the data at the receiver side.

Remote Transmission Request Bit (RTR). Set the RTR bit '0' (dominant) for a data frame and set to '1' (recessive) for a remote frame. The identifier and RTR bit are known as the Arbitration Field.

**Extended Identifier Bit (IDE).** This bit must be a '0' (dominant for a standard data frame and a '1' (recessive) for extended CAN data frame.

R0. Reserved bit.

Data Length Code (DLC). These four bits indicate the number of data bytes in the data field. The IDE, R0, and DLC bits constitute the Control Field.

Data Field. This field contains the message data. It is of variable length and can have a maximum of 8 bytes.

**Cyclic Redundancy Check (CRC).** Frame checking is carried out by the method of cyclic redundancy check (CRC). The field consists of a 15-bit CRC code followed by a CRC delimiter.


**Acknowledgement Field (ACK).** The ACK field is two bits long and recessive by default. When a receiver receives a message correctly, it overwrites the ACK field with a dominant bit.

End of Frame. The end of every frame is indicated by the End of Frame field and it consists of seven recessive bits.

#### 16.3.1.2 Extended Data Frame

The extended CAN frame format is illustrated in Figure 16-4. The extended CAN has a 29-bit identifier. It is arranged as an 11-bit identifier field and an 18-bit identifier field separated by a Substitute Remote Request (SRR) bit and an IDE bit. The SRR bit is in the same position as the RTR bit in the standard frame, and is recessive. The IDE bit is set for extended frames. The Control Field of the extended data frame has an additional reserve bit 'R1' compared to the standard data frame.

Figure 16-4. Extended Data Frame



## 16.3.2 Remote Frame

The CAN bus allows a destination node to request data from the source by sending a remote frame. There are two differences between a data frame and a remote frame: the RTR bit is transmitted as a recessive bit in the remote frame and there is no Data Field in the remote frame.



For extended remote frames, the SRR bit is also transmitted as a recessive bit.

Interframe Space. Interframe space separates the data frames and remote frames from the preceding frames.

#### 16.3.3 Error Frame

When a node detects a bus error, it generates an error frame. The error frame consists of an error flag and error delimiter. The error flag is classified into two types: error active flag and error passive flag.

**Error Active Flag.** When an error active node detects an error, it sends six dominant bits as an active error flag. The format of the error flag thus violates the rule of bit stuffing. This forces all other nodes to send out error flags resulting in a series of six to twelve dominant bits on the bus.

**Error Passive Flag.** An error passive flag consists of six recessive bits. When an error passive node detects an error it sends a passive error flag. A passive error does not affect any other nodes and the error is detected only if the transmitting node detects a bus error.

**Error Delimiter.** The error delimiter consists of eight recessive bits. After transmission of an ERROR FLAG, each station sends 'recessive' bits and monitors the bus until it detects a 'recessive' bit. Later, it transmits seven more 'recessive' bits.

#### 16.3.4 Overload Frame

The overload frame (OF) consists of an overload flag and an overload delimiter. PSoC 4100S Plus CAN controller supports reactive overload frame, which is activated when the following conditions occur:

- Detection of a dominant bit during the first two bits of intermission
- Detection of a dominant bit in the last bit of EOF by a receiver
- Detection of a dominant bit by any node at the last bit of error delimiter or overload delimiter

# 16.4 Transmitting Messages in CAN

The CAN module supports eight transmit message holding buffers. An internal priority arbiter selects the message according to the chosen arbitration scheme. The arbitration scheme is either a round robin or fixed priority scheme. When a message is transmitted or when there is a message arbitration loss, the priority arbiter re-evaluates the message priority of the next message. The receive message buffers can also transmit remote transmit requests, which are explained later in this chapter.




Figure 16-5. Transmit (Tx) Block Diagram



# 16.4.1 Message Arbitration

The priority arbiter supports a round robin and fixed priority arbitration. The arbitration mode is selected using the configuration register.

**Round Robin.** In a round robin scheme, Buffer 0 is selected first, then Buffer 1, and so on until Buffer 7; this continues again with Buffer 0 thus forming a cycle. A particular buffer is selected only if its TX\_REQ bit is set. This scheme guarantees that all buffers receive the same probability to send a message.

**Fixed Priority.** Buffer 0 has the highest priority. Designate Buffer 0 as the buffer for critical messages to guarantee that message is sent first. Priority arbitration is selected using the CFG\_ARBITER bit in the Configuration register (CAN CONFIG[12]).

Note: RTR message requests are served before TxMessage buffers are handled.

# 16.4.2 Message Transmit Process

Figure 16-6 shows the registers associated with a message that is transmitted.

REGISTERS WPN1 Ty INT Reserved WPN2 RTR IDF DLC Reserved Τx COMMAND REGISTER ABORT RFO [31:24] [23] [21] [20] [19:16] [15:4] [3] **FNBI** (CAN Txn CMD) [22] [2] [1] [0] **IDENTIFIER** ID Reserved [2:0] [31:3] (CAN\_Txn\_ID) DATA REGISTER High D0 D1 D2 D3 (CAN\_Txn\_DH) [39:32] [63:56] [55:48] [47:40] DATA REGISTER Low D4 D5 D6 D7 (CAN\_Txn\_DL) [31:24] [23:16] [15:8] [7:0]

Figure 16-6. Transmit (Tx) Message Registers

n = 0,1,...,7

The main steps in transmitting a standard data frame are:

- Write the message into an empty transmit message holding buffer. An empty buffer is indicated by the TX REQ bit equal to zero.
  - a. For standard data frame, write '0' (dominant) to the RTR and IDE bit.
  - b. Write the DLC bits appropriately to specify the number of data bytes to be transferred. The maximum number of data bytes is limited to eight. Data bytes with MSB (most significant bit) first in each byte are written in D0, D1...D7 locations.
  - The 11-bit message identifiers are written to the ID[31:21] bit field.
- Choose an appropriate priority arbitration scheme. The internal message priority arbiter selects the message according to the chosen arbitration scheme.
- Request transmission by setting the respective TX\_REQ bit to '1'.
- The TX\_REQ bit remains set as long as the message transmit request is pending. The content of the message buffer must not be changed while the TX\_REQ bit is set.

After the message is transmitted, the TX\_REQ bit is cleared and the TX\_MSG interrupt status bit.

[CAN\_INT\_STATUS[11] in the interrupt status register CAN\_INT\_STATUS is asserted. The interrupt status bit is only asserted if the TxINT ENBL (CAN\_TX[n].CONTROL[2]) is set to '1'.

## 16.4.3 Message Abort

A message is aborted by setting the TX\_ABORT bit (CAN\_TX[n]\_CONTROL[1]) in the CAN\_TX[n]\_CONTROL register. This bit is automatically cleared by the hardware when the message is aborted.

#### Notes

- The CAN Buffer register (CAN\_BUFFER\_STATUS) is used to read whether any transmission requests are pending.
- If the write protect bit wpn2 (CAN\_TX[n].CONTROL[23]) is '0', then bits [21:16] of the Command register cannot be modified because they are protected and provides an undefined value on read back.
- If the write protect bit wpn1 (CAN\_TX[n].CONTROL[3]) is '0', then bit [2] of the Command register cannot be modified. This bit gives a '0' upon read back.
- Using the WPN flags(wpn1 and wpn2) enables simple retransmission of the same message by only having to



set the TX\_REQ bit without taking care of the special flags (RTR, IDE, DLC, and TxINTENBL).

## 16.4.4 Single Shot Transmission

The single shot transmission mode is used in systems where the retransmission of a CAN message due to an arbitration loss or a bus error must be prevented. This is particularly useful in time triggered CAN systems where all the messages are transmitted at a fixed time.

A single shot transmission request is set by asserting CAN\_TX.CONTROL.TX\_REQ and TX\_ABORT bits at the same time. Upon a successful message transmission, both bits are cleared.

If an arbitration loss or a bus error happened during the transmission, the TX\_REQ bit is cleared, but the TX\_ABORT bit remains asserted. At the same time, the single shot transmission failure (sst\_failure) interrupt is asserted.

# 16.4.5 Transmitting Extended Data Frames

To transmit an extended data frame, certain register settings must change compared to that of a standard data frame. These changes are as follows.

- For extended date frame, write '1' (recessive) to the IDE bit.
- The message identifiers are written to the ID[31:3] bit field.

# 16.5 Receiving Messages in CAN

The CAN module has 16 receive message buffers as illustrated in Figure 16-7. Each message buffer has a dedicated acceptance filter. The CAN message is received by the CAN frame and then the received message is simultaneously compared with all the acceptance filters and the accepted message is stored in the respective receive message buffer. The message available (MSG\_AV) bit in the message buffer is set to indicate the availability of the new message. Message receipt must be acknowledged by clearing the MSG\_AV bit to allow receipt of another message.

The acceptance filter is configured by the Acceptance Mask Register (AMR) and the Acceptance Code Register.




Figure 16-7. Receive (Rx) Block Diagram

# 16.5.1 Message Receive Process

Figure 16-8 shows the registers associated with a received message.

REGISTERS RX INT RTR BUFFER RTR RTR REPLY LINK Reserved MSG AV COMMAND REGISTER RTR DLC Reserved (CAN RXn CMD) [31:24] [23] [21] [15:8] [6] [5] [4] [2] Reserved IDENTIFIER [31:3] [2:0] (CAN RXn ID) DATA REGISTER High (CAN RXn DH) [63:56] [55:48] [47:40] [39:32] DATA REGISTER Low D5 D7 (CAN\_RXn\_DL) [15:8] [31:24] [23:16] [7:0]

Figure 16-8. Receive (Rx) Message Registers

n = 0,1,...,15



The main steps in receiving a message are:

- After receipt of a new message, the RxMessageHandler hardware (as seen in Figure 16-7) searches all receive buffer starting from RxMessage0 until it finds a valid buffer. A valid buffer is indicated by:
  - a. Receive buffer is enabled indicated by BUFFER EN = '1' (CAN RX[n].CONTROL[3]).
  - Acceptance filter of the receive buffer matches incoming message.
- If the RxMessageHandler finds a valid buffer that is empty, then the message is stored and the MSG AV bit of this buffer is set to '1'.
- If the RX INT ENBL bit is set, then the RX\_MSG flag (CAN\_INT\_STATUS[12]) of the interrupt controller is asserted.
- If the receive buffer already contains a message indicated by MSG AV = '1' and the LINK\_FLAG bit is not set, then the RX\_MSG\_LOSS interrupt flag
   (CAN\_INT\_STATUS[10]) is asserted. The new received message will be discarded.

**Note:** The CAN buffer register (CAN\_BUFFER\_STATUS) determines if any receive message buffer is available.

# 16.5.2 Acceptance Filter

Each receive buffer has its own acceptance filter that is used to filter incoming messages. An acceptance filter is configured by the Acceptance Mask register (AMR) and the Acceptance Code register (ACR). The AMR defines which bits of the incoming message must match the respective ACR bits for accepting the message.

AMR: '0'. The incoming bit is checked against the respective ACR bit. The message is not accepted when the incoming bit does not match respective ACR bit.

AMR: '1'. The incoming bit is Do Not Care.

Following message fields are covered:

- Identifier
- IDE
- RTR
- Data byte 1(D0) and data byte 2(D1) (DATA[63:48])<sup>1</sup>

For a standard CAN message when IDE=0, the 11-bit identifier are the bits [31:21] of AMR and ACR.

<sup>1.</sup> Useful for DeviceNet filtering as given in "DeviceNet Filtering" on page 166.




## 16.5.2.1 Example

A message and the acceptance filter settings to accept that message are shown in Figure 16-9.

Figure 16-9. Acceptance Filter

#### Message Frame



As seen in Figure 16-9, the shaded areas are masked bits. When a bit is set to '1' in the AMR register, the corresponding bit in the ACR register is not checked against the received message frame. In the example, bits 30, 29, and bits from 3 to 20 are set to '1' and are masked. Because other bits in the AMR register are written as '0', the respective bits in the ACR register are compared with message bits as shown in Figure 16-9. If the corresponding bits in ACR match with that of the message, the message is then stored in the receive message buffer. If the corresponding bits in ACR do not match with the message, the incoming message is rejected.

AMR Settings:

ID[31], ID[28:21] = 0

ID[31:21] = 182h

ID[30], ID[29] = 1

ID[20:3] = Do Not Care

ID[20:3] = All Ones

IDE = 0

RTR = 0

## 16.5.3 DeviceNet Filtering

For some CAN high-level protocols such as DeviceNet, additional protocol related information is contained in the

first and second data bytes. The acceptance filters provide additional coverage of these two bytes for a more efficient implementation of the protocol. The data bits of the first two bytes of the incoming message are compared with the ACR\_DATA register (CAN\_RX[n]\_ACR\_DATA) and the respective bits that are compared are specified using AMR\_DATA register (CAN\_RX[n]\_AMR\_DATA). Using the "Example" on page 166, DeviceNet filtering is illustrated in Figure 16-10.






Figure 16-10. DeviceNet Filter

In Figure 16-10, the data field of the message frame is compared with those bits of the ACR\_DATA register, which are not masked by the AMR DATA register.

To accept this message, the acceptance filter settings are as follows:

<b>AMR Settings:</b> ID[28:21],ID[31] = 0	<b>ACR Settings:</b> ID[31:21] = 182h
ID[30],ID[29] = 1	ID[20:3] = Do Not Care
ID[20:3] = All Ones	IDE = 0
IDE = 0	RTR = 0
RTR = 0	ACR_DATA[15:6] = 06h
AMR_DATA[15:11], AMR_DATA[8:6] = 0	ACR_DATA[5:0] = Do Not Care
AMR_DATA[10:9], AMR_DATA[5:0] = All ones	

The example in Figure 16-10 shows the filtering using 10 data bits. Using AMR\_DATA, up to 16 data bits, can be used for filtering.

# 16.5.4 Filtering of Extended Data Frames

Filtering the extended data frame is similar to the standard date frame with the following exception: the IDE bit in AMR and ACR registers must be set to check for extended data frame.

# 16.5.5 Receiver Message Buffer Linking

Several receive buffers can link together to form a receive buffer array that acts similar to a receive FIFO. To accomplish this, do the following:

- Set the LINK\_FLAG bit in CAN\_RX[n].CONTROL[6] for the buffers that need to be linked.
- Make sure that all buffers of the same array have the same message filter setting (AMR and ACR are identical).
- Do not set the LINK\_FLAG bit of the last buffer of an array.

When a receive buffer already contains a message (MSG AV='1') and a new message arrives for this buffer, then this message is discarded (RX\_MSG\_LOSS Interrupt). To avoid this situation, several receive buffers are linked together. When the CAN controller receives a new message, the RxMessageHandler searches for a valid receive buffer. If one is found that is already full (MSG AV = '1') and the 'LINK\_FLAG' is set, the search for a valid receive buffer is continued. If a valid receive buffer is found, the message is transferred to that buffer thereby forming an array. If no other buffer is found, then the RX\_MSG\_LOSS interrupt is set.

It is possible to build several message arrays. Each of these arrays must use the same AMR and ACR.



## 16.6 Remote Frames

Remote frames are used for initiating transmission between two nodes and the node acting as a receiver sends the remote frame. A remote frame can use either standard format or extended format. A remote frame is different from a data frame in that the RTR bit is always equal to '1' and the data field is absent, independent of the value of DLC field. The flow of a remote transmit request is illustrated in Figure 16-11.

#### As shown in Figure 16-11:

- The message buffer0 of node1 transmits a remote frame into the CAN bus.
- The RTR request is received by the RxMessageHandler of node 2 and sends it to the acceptance filters.
- The acceptance filter settings of the receive message buffer 15 matches with that of the message and then the message is moved to the receive message buffer 15.
- If the RTR Auto Reply feature is enabled, the receive message buffer 15 will transmit the message with the same identifier as it received (without CPU intervention).
- On successful transmission of RTR reply MSG\_AV\_RTR\_SENT bit in the CAN\_RX.CONTROL register is set, and RTR MSG bit in the interrupt status register is set.
- The acceptance filter of the receive message buffer 1 of node1 has the same identifier settings as that of the transmitted message node 1. Hence, the RTR message will be stored in the receive message buffer 1 of node 1.




Figure 16-11. Remote Transmit Request

# 16.6.1 Transmitting a Remote Frame by the Requesting Node

The process to transmit a remote frame by a requesting node (Node 1 as shown in Figure 16-11) is as follows.

- Write a message to an empty transmit buffer. An empty buffer is indicated by TX\_REQ = '0' (CAN\_TX[n]\_CONTROL[0]).
- Set the RTR bit (CAN\_TX[n]\_CONTROL[21]) to '1'.
- 3. Choose an appropriate priority arbitration scheme.
- 4. Set the transmit request flag to initiate transmission.
- The Identifier transmitted in a message must be the same as the identifier of receiving message.

# 16.6.2 Receiving a Remote Frame

The process to receive a remote frame is as follows.

- The acceptance filter must be configured to receive the desired message ID.
- 2. Enable the automatic RTR message handling by setting bit 'RTR REPLY' to '1'.
  - a. If enabled, it will automatically transmit the remote frame with the same identifier.
  - b. Otherwise, the remote frame must be transmitted following the standard routine as that of a data frame.
- Set the requesting node that receives the replied RTR message to receive a normal message. Do not set the RTR REPLY bit.



## 16.6.3 RTR Auto Reply

The CAN module supports automatic answering of RTR message requests. All 16 receive buffers support this feature. If an RTR message is accepted in a receive buffer where the RTR REPLY FLAG is set, then this buffer automatically replies to this message with the content of the receive buffer. The 'RTR REPLY PNDG FLAG' is set when the RTR message request is received. It is reset when the message is sent or when the message buffer is disabled. To abort a pending RTR reply message, use the RTR ABORT command.

# 16.6.4 Remote Frames in Extended Format

The transmission and reception of remote frames in extended format is similar to standard format except for the following.

- The IDE bit (CAN\_TX[n].CONTROL [20]) is set to '1' to make it an extended data frame.
- The identifier is 29 bits long compared to the 11 bits of a standard data frame.

# 16.7 Time-Triggered CAN

Time-triggered CAN (TTCAN) is a higher level protocol layer on top of the CAN protocol itself. TTCAN is useful for applications where the CAN messages are periodic in nature. In a TTCAN system, the synchronization of messages is done with respect to a reference message from the time master in the network. The following features available in CAN controller makes it suitable for the implementation of level 1 TTCAN systems:

- Ability for single shot transmission, as explained in 16.4.4 Single Shot Transmission.
- An internal timer for timing the TTCAN messages

**Note:** For TTCAN receive buffer configured for receiving remote frames, automatic message reply should be disabled by clearing the CAN\_RX.CONTROL.RTR\_REPLY bit.

#### 16.7.1 TTCAN Timer

A 16-bit timer sub block is included in the CAN block, which can be used as the timer for TTCAN system. This block is enabled based on the CAN control register setting (CNTL.TT\_ENABLE). The timer counts on nominal CAN bit time and captures the timer count on detection of Start of Frame (SOF) on the CAN bus. The registers associated with TTCAN timer are the following:

#### ■ TTCAN COUNTER

This is the 16-bit local timer counter register (TTCAN\_COUNTER.LOCAL\_TIME). It counts on nominal bit time, based on the bit timing settings in the TTCAN\_TIMING Register.

#### ■ TTCAN COMPARE

This is the compare value of the local counter to generate a time event. When TTCAN\_COUNTER.LOCAL\_TIME counts to TTCAN\_COMPARE register value, tt\_compare hardware event is triggered. If the TT\_COMPARE bit in the interrupt register (INTR\_CAN\_SET) is enabled, the corresponding bit in the interrupt status register (INTR\_CAN) is set. See 16.9.4.2 Interrupt Routing with TT\_ENABLE = 1 for details.

#### ■ TTCAN CAPTURE

This register captures the value of the TTCAN\_COUNTER when an SOF is detected on the CAN bus (CAN Rx input). This will also trigger the tt\_capture hardware event; if the TT\_CAPTURE bit in the interrupt register (INTR\_CAN\_SET) is enabled, the corresponding bit in the interrupt status register (INTR\_CAN) is set. See 16.9.4.2 Interrupt Routing with TT\_ENABLE = 1 for details.

The SOF of the reference frame is used as the synchronization signal for a TTCAN system.

The AMR/ACR registers can be used to filter the message ID of reference message. The TTCAN\_CAPTURE register value can be read on detection of reference message to synchronize the time of the reference message.

#### ■ TTCAN\_TIMING

This register configures the nominal bit timing to generate the clock for TTCAN counter. This register must be configured to the same bit time settings as the CAN configuration register.

**Note:** The TTCAN system design must be taken care at the application level. The systems designer needs to decide on how to make use of the available hardware resources to build a complete TTCAN system.

# 16.8 Bit Time Configuration

The CAN module operates on a single clock input SYSCLK. This section explains how to configure the programmable bit-rate divider to achieve the desired bit rate and its relationship with SYSCLK.

# 16.8.1 Allowable Bit Rates and System Clock (SYSCLK)

Across the industry, most implementations of CAN-Bus use one of 10 bit rates:

- 1 Mbps
- 800 Kbps
- 500 Kbps
- 250 Kbps
- 125 Kbps
- 100 Kbps
- 50 Kbps




- 20 Kbps
- 10 Kbps
- 5 Kbps

All these bit rates are configurable if SYSCLK is a multiple of 8 MHz. A minimum SYSCLK of 10 MHz is required to support the maximum 1-MHz bit rate. All except 800 Kbps are configurable if SYSCLK is 10 MHz or a multiple. With a few exceptions, all 10 bit rates are not possible if SYSCLK is not evenly divisible by 1,000,000 Hz. For bit-rate generation, the

accuracy for SYSCLK must be at least 1.58 percent for 125 Kbps and slower bit rates, and 0.5 percent or better for bit rates faster than 125 Kbps. To meet the accurate clocking requirements of the CAN block, use an external crystal oscillator (ECO) as the clock source for SYSCLK or route an accurate external clock into the device and use it as the SYSCLK source. Figure 16-12 shows a table of the 10 bit rates that are supported for any given fclk frequency from 48 MHz to 100 MHz. The maximum possible frequency for PSoC 4100S Plus is 48 MHz.

Figure 16-12. Bit Rate Versus SYSCLK


clk_bus Freq (MHz)	1 Mb	800 Kb	500 Kb	250 Kb	125 Kb	100 Kb	50 Kb	20 Kb	10 Kb	5 Kb
8										
9										
10										
11										
12										
13										
14										
15										
16										
17										
18										
19										
20										
21										
22										
23										
24										
25										
26										
27										
28										
29										
30										
31										
32										
33										
34										
35										
36										
37										
38										
Configurable Bit Rates  Non Configurable Bit Rates										



16.8.2 Setting Bit Rate TSEG1 and TSEG2

The bit rate is defined as the number of bits transmitted on a CAN bus per second. Bit time is the reciprocal of bit rate. Bit time is divided into three segments as shown in Figure 16-13. Each segment is represented in terms of fixed units of time called Time Quanta (TQ), which is derived from the system clock (SYSCLK).

Figure 16-13. Bit Time





$$BitTime = (1 + tseg1 + 1 + tseg2 + 1)TQ$$

Equation 16-1

$$TQ = \frac{BRP + 1}{SYSCLK}$$

Equation 16-2

**Note:** Bit rate prescaler is a register that performs a prescaling function on SYSCLK to generate the clock for the CAN module. See Figure 16-14.

**Synchronization Segment.** This is the first segment with one TQ length and is mainly used for synchronization. An edge is expected to fall within this segment.


**Tseg1, Tseg2.** These segments compensate for the edge phase shift errors. The tseg1 also takes in the propagation time, which includes any delays in the network. The length of the segments is increased or decreased to compensate for the error due to phase shift of edges, which is known as resynchronization.

**Sample Point.** This is the point at which the state of the bus is read and the bit is interpreted. It is located at the end of tseg1.

**Synchronization Jump Width.** By resynchronization, the tseg1 is lengthened or tseg2 is shortened. Synchronization jump width puts a limit to this resynchronization. The length of tseg2 must be greater than the synchronization jump width.

The Configuration register CAN\_CONFIG is used to set the bit rate prescaler (BRP), tseg1, tseg2, and the synchronization jump width. The CAN peripheral clock (CAN\_CLK) is generated by dividing the system clock (SYSCLK) by (BRP+1). See the Clocking System chapter on page 85 for detailed information on available options to generate the system clock. For N time quanta in a bit time, the CAN peripheral clock frequency must be configured to N time the CAN bus bit rate.

Figure 16-14. Bit Timing Block Diagram



## 16.8.2.1 Example

An example to achieve 1 Mbps speed with 40 MHz is described as follows:

The speed is 1 MHz and the bit time is 1 µs.

Choosing a minimum value of 8 TQ in the bit time, 1TQ =  $0.125 \mu s$ .

BRP = ((time quanta \* SYSCLK) - 1) = 4.

Therefore, write a value of '4' into the CFG\_BITRATE bits in the configuration register.

Choose the sampling point to be 60 percent of the bit time, which is approximately equal to 5TQ. Because the sampling point is at the end of tseg1, this implies that (tseg2+1) = 3TQ or tseg2 = 2TQ.

To fix the sampling point synchronization jump width, use a value '1' by writing to the bits CFG SJW = '1'.

Write to the bits cfg\_tseg2 a value of '2' to set the value of tseg2 to 2TQ.

Now tseg1 is calculated using the following equation: tseg1 = ((BitTime - (1TQ + tseg2 + 1TQ)) - 1TQ,

which is tseg1 = 3TQ.

Therefore, write a value of '3' into the bits cfg\_tseg1 in the configuration register.

This procedure is applied to achieve the standard bit rates using the clock frequencies as specified in Figure 16-12.

Observe the following conditions for setting tseg1 and tseg2:

- tseg1 = 0 or tseg1 = 1 are not allowed.
- tseg2 = 0 is not allowed; tseg2 = 1 is only allowed in direct sampling mode

**Note 1:** Sampling\_mode bit in the Configuration register (CAN\_CONFIG) specifies whether one sampling point is used in the receiver path or three sampling points with majority decision are used.

**Note 2:** Edge\_mode bit in the Configuration register (CAN\_CONFIG) specifies whether the high to low edge is used for synchronization or both edges are used.



# 16.9 Errors and Interrupts in CAN

According to the CAN protocol specification, there are five different types of errors. Each CAN node in the bus tries to detect an error, and when it does, it sends out an error frame. The following sections describe the different types of errors and the process of error handling.

## 16.9.1 Types of Errors

#### 16.9.1.1 BIT Error

A CAN unit sending a bit on the bus also monitors the bus. When the bit value that is monitored is different from the bit value that is sent, a BIT error is detected. An exception is the sending of a 'recessive' bit during the stuffed bit stream of the Arbitration field or during the ACK Slot. A transmitter sending a Passive Error Flag and detecting a 'dominant' bit does not interpret this as a BIT error.

#### 16.9.1.2 FORM Error

A FORM error is detected when there is an error in the CAN message format. The fixed format fields in the message frame such as End of Frame and Interframe Space contain illegal bits.

#### 16.9.1.3 ACKNOWLEDGE Error

A transmitter sending a recessive bit during the ACK slot monitors the ACK slot for a dominant bit. If a receiver receives a message correctly, a dominant bit is written in the ACK slot. Therefore, if the transmitter does not find a dominant bit in the ACK slot after transmission, then an ACKNOWLEDGE error is detected.

#### 16.9.1.4 CRC Error

A transmitting node performs certain calculations to generate a CRC code and transmits it in the CRC field. A receiving node also performs the same calculations to generate a CRC code. If the code generated by the receiver does not match the code transmitted then a CRC error is detected.

#### 16.9.1.5 STUFF Error

When there are six consecutive equal bit levels in a message field that is coded by the message of bit stuffing, a STUFF error is detected during the bit time of the sixth consecutive bit level.

# 16.9.2 Error Capture Register

PSoC 4100S Plus CAN controller has a dedicated Error Capture Register (ECR) that can be used for CAN bus diagnostics. The error capture register is as shown in Figure 16-15.

Figure 16-15. Error Capture Register

Reserved [31:17]	FIELD [16:12]	BIT [11:6]	TX MODE [5]	RX MODE [4]	ERROR TYPE [3:1]	ECR STATUS [0]
------------------	------------------	---------------	-------------------	-------------------	------------------------	----------------------

The Error Capture Register has two modes:

Free running mode: In this mode, the ECR captures the field and bit position within the current CAN frame.

Error capture mode: In this mode, the ECR samples the field and bit position when a CAN error is detected. To sample such an event, the ECR needs to be armed by performing a write access to it. When armed, the ECR only captures one error event. For successive error captures, the ECR needs to be armed again by writing a '1' to the error capture register.

Note: The IDE bit is viewed as an arbitration field in ECR.FIELD.



#### 16.9.3 Error States in CAN

CAN has three error states:

- Error Active. An error active node can take part in normal bus communication. When it detects an error, it sends out an ERROR ACTIVE FLAG.
- Error Passive. An error passive node takes part in bus communication. When it detects an error, it sends out an ERROR PASSIVE FLAG. After sending out the ERROR PASSIVE FLAG, it waits before proceeding with further transmission. An error passive node sends an additional eight recessive bits during the interframe space. This period is also known as suspend transmission because no transmission takes place.
- **Bus Off.** A node that is in this state does not take part in any bus communication. It has no effect on the bus.

The error status in CAN is indicated by the error status register (CAN\_ERROR\_STATUS). The bits ERROR\_STATE (CAN\_ERROR\_STATUS[17:16]) indicate which error state the CAN node is in. The error states in CAN are determined according to the values of two counters:

- Transmit Error Counter (CAN\_ERROR\_STATUS[7:0])
- Receive Error Counter (CAN ERROR STATUS[15:8])

The error counters are modified according to the CAN 2.0B Specification.

A node is in 'error active' state if the Transmit Error Counter and the Receive Error Counter are less than or equal to 127 decimal. A node is in 'error passive' state if the Transmit or Receive Error Counter value exceeds or equals 128 decimal. A node is in 'Bus Off' state if the Transmit Error Counter exceeds or equals the value of 256 decimal.

An 'error passive' node becomes 'error active' again when both the Transmit Error Count and the Receive Error Count are less than or equal to 127.

A node in 'Bus Off' state becomes 'error active' with its error counters both set to '0' after 128 occurrences of 11 consecutive 'recessive' bits are monitored on the bus.

The error status register has two bits: 'txgte96' (CAN\_ERROR\_STATUS[18]) and 'rxgte96' (CAN\_ERROR\_STATUS[19]). These bits indicate if the Transmit Error Counter and Receive Error Counter, respectively, are greater than or equal to 96 decimal. This feature serves as an error warning because an error count value greater than and around 96 indicates a heavily disturbed bus.

## 16.9.4 Interrupt Sources in CAN

CAN interrupt sources can be classified into two categories: CAN Core Interrupts and TTCAN interrupts. The TT\_ENABLE bit in the control register (CAN.CNTL) controls the interrupt routing:

- If TT\_ENABLE = 0, the interrupt is routed directly from the CAN core interrupts (INT\_STATUS and INT\_ENBL)
- If TT\_ENABLE = 1, the interrupt is generated from the core interrupts and TTCAN timer interrupts

#### 16.9.4.1 Core Interrupts from CAN

The core interrupts are controlled by an interrupt status (CAN\_INT\_STATUS) and an interrupt enable register (CAN\_INT\_EBL) as shown in Figure 16-16. The interrupt status register stores core interrupt events. When a bit is set, it remains set until it is cleared by writing a '1' to it. The interrupt enable register has no effect on the interrupt status register.

The interrupt enable register (INT\_EBL) controls which particular bits from the interrupt status register are used to assert the interrupt output (INT\_CAN\_Core). INT\_CAN\_Core is asserted if a particular interrupt status bit and the respective enable bit are set. The INT\_CAN\_Core routing is controlled by the CAN\_CNTL.TT\_ENABLE bit. The INT\_CAN\_Core signal is directly routed to the CAN block interrupt output, if the TT\_ENABLE bit is zero. If the TT\_ENABLE bit is set (1), the interrupt is routed based on the INTR\_CAN\_SET register setting, as shown in Figure 16-11.

The various core interrupt sources in CAN are as follows:

- rx msg. Indicates a message received.
- tx msg. Indicates a message sent.
- rx\_msg\_loss. Is set when a new message arrives but the RxMessage flag MSG AV is set and the LINK\_FLAG bit is not set. The new message is discarded, because there is no buffer to save it.
- bus off. The CAN has reached the bus off state.
- crc err. A CAN CRC error detected.
- form err. A CAN message format error detected.
- ack\_err. A CAN message acknowledge error detected.
- stuff\_err. A bit stuffing error detected.
- bit\_err. A bit error detected.
- ovr load. An overload frame received.
- arb\_loss. The arbitration lost while sending a message.
- stuck at 0. Stuck at dominant(0) error detected
- rtr msg. RTR auto-reply message sent
- sst\_failure. Single shot transmission






Figure 16-16. Interrupts from CAN Core

## 16.9.4.2 Interrupt Routing with TT\_ENABLE = 1

If CNTL.TT\_ENABLE bit is set to '1', then the CAN interrupt signal is generated from the CAN core interrupt or additional TTCAN timer hardware interrupts based on the INT\_CAN\_SET and INT\_CAN\_MASK register settings as shown in Figure 16-17.

INTR CAN[intr status] INT\_CAN\_Core & INTR\_CAN\_MASK[int\_status] INTR\_CAN\_SET[int\_status] INTR\_CAN[tt\_compare] Interrupt\_can Hw event[tt compare] & INTR\_CAN\_MASK[tt\_compare] <u>≥</u>1 INTR\_CAN\_SET[tt\_compare] cur Q INTR\_CAN[tt\_capture] Hw\_event[tt\_capture] & INTR CAN MASK[tt capture] INTR\_CAN\_SET[tt\_capture]

Figure 16-17. CAN Interrupts with CAN\_CNTL.TT\_ENABLE = 1

The logical AND of INTR\_CAN\_SET and INTR\_CAN\_MASK is available in the INTR\_CAN\_MASKED register. The INTR\_CAN register holds the status of the CAN core interrupt and TTCAN timer compare and capture interrupts, if those are enabled using the INTR\_CAN\_SET register.



# 16.10 Operating Modes in CAN

The CAN module operates in three different modes. The command register CAN\_COMMAND is used to select the operating modes by setting the corresponding bit for each mode. The three operating modes are as follows:

Run/Stop Mode: CAN\_COMMAND[0]
 Listen Only Mode: CAN\_COMMAND[1]
 Loopback Test mode: CAN\_COMMAND[2]

#### 16.10.1 Run/Stop Mode

The CAN controller is in Run mode when it is operating normally. The CAN controller can be put into Run mode by setting the CAN\_COMMAND[0] bit and stopped by clearing the same bit.

# 16.10.2 Listen Only Mode

In Listen Only mode, the CAN controller only listens to the CAN receive line without acknowledging the received messages on the bus. It does not send any messages in this mode. However, the error flags are updated so that the bit timing is adjusted until no error occurs.

The steps for automatic baud rate detection are as follows.

- The CAN controller is initialized for acceptance of all messages (the global/local mask is set to '0').
- The bit timing values of the first possible CANOpen bit rate (10 Kbps) is loaded and the controller is switched into "Listen Only" mode.
- Assuming that there is traffic on the network and the bit rate is correct, the message is accepted.
- The error registers will not change and the flag for message reception is set inside the CAN controller. This
  means the correct bit rate is detected.
- 5. Assuming the bit rate is not correct, the error flags are updated (stuff-, CRC, or form-error).
- 6. The CAN controller is switched off and the next possible bit timing values are loaded from the bit rate table.

#### 16.10.3 Loopback Test Mode

Loopback mode is used for testing purpose. Two types of loopback modes are supported by the PSoC 4100S Plus CAN controller block based on the LOOPBACK bit (CAN\_COMMAND[2]) and LISTEN bit (CAN\_COMMAND[1]) settings of the command register.

#### 16.10.3.1 External Loopback Mode

External loopback mode is enabled when COMMAND\_LOOPBACK = 1 and COMMAND\_LISTEN = 0. In this mode, CAN\_TX output pin can be connected to the CAN\_RX input pin externally; this IP can process receive its transmitted transactions.

## 16.10.3.2 Internal Loopback Mode

Internal loopback mode is enabled when COMMAND\_LOOPBACK = 1 and COMMAND\_LISTEN = 1. In this mode, the transmitted transactions are internally routed back to the receiver logic.



# 17. Timer, Counter, and PWM



The Timer, Counter, and Pulse Width Modulator (TCPWM) block in PSoC<sup>®</sup> 4 implements the 16-bit timer, counter, pulse width modulator (PWM), and quadrature decoder functionality. The block can be used to measure the period and pulse width of an input signal (timer), find the number of times a particular event occurs (counter), generate PWM signals, or decode quadrature signals. This chapter explains the features, implementation, and operational modes of the TCPWM block.


# 17.1 Features

- Up to eight 16-bit timers, counters, or pulse width modulators (PWM)
- The TCPWM block supports the following operational modes:
  - □ Timer
  - Capture
  - Quadrature decoding
  - Pulse width modulation
  - Pseudo-random PWM
  - PWM with dead time
- Multiple counting modes up, down, and up/down
- Clock prescaling (division by 1, 2, 4, ... 64, 128)
- Double buffering of compare/capture and period values
- Supports interrupt on:
  - □ Terminal Count The final value in the counter register is reached
  - □ Capture/Compare The count is captured to the capture/compare register or the counter value equals the compare
- Underflow, overflow, and capture/compare output signals that can be routed to trigger SAR ADC
- Complementary line output for PWMs
- Selectable start, reload, stop, count, and capture event signals for the TCPWM from other TCPWM's underflow, compare match or overflow signal, SAR ADC's end-of-conversion (EOC) or Sample\_Done signal, CTBm comparator output, or low-power comparator (LPCOMP) output signal and from the dedicated GPIOs with rising edge, falling edge, both edges, and level trigger options



# 17.2 Block Diagram

Figure 17-1. TCPWM Block Diagram



The block has these interfaces:

- Bus interface: Connects the block to the CPU subsystem.
- I/O signal interface: Connects input triggers (such as reload, start, stop, count, and capture) to dedicated GPIOs.
- Interrupts: Provides interrupt request signals from the counter, based on terminal count (TC) or CC conditions.
- System interface: Consists of control signals such as clock and reset from the system resources subsystem.

This TCPWM block can be configured by writing to the TCPWM registers. See "TCPWM Registers" on page 202 for more information on all registers required for this block.

# 17.2.1 Enabling and Disabling Counter in TCPWM Block

The counter can be enabled by setting the COUNTER ENABLED field (bit 0) of the control register TCPWM CTRL.

**Note** The counter must be configured before enabling it. If the counter is enabled after being configured, registers are updated with the new configuration values. Disabling the counter retains the values in the registers until it is enabled again (or reconfigured).

## 17.2.2 Clocking

The TCPWM receives the HFCLK through the system interface to synchronize all events in the block. The counter enable signal (counter\_en), which is generated when the counter is enabled, gates the HFCLK to provide a counter-specific clock (counter\_clock). Output triggers (explained later in this chapter) are also synchronized with the HFCLK.

**Clock Prescaling:** counter\_clock can be prescaled, with divider values of 1, 2, 4... 64, 128. This prescaling is done by modifying the GENERIC field of the counter control (TCPWM\_CNT\_CTRL) register, as shown in Table 17-1.

Table 17-1. Bit-Field Setting to Prescale Counter Clock

GENERIC[10:8]	Description
0	Divide by 1
1	Divide by 2
2	Divide by 4
3	Divide by 8
4	Divide by 16
5	Divide by 32
6	Divide by 64
7	Divide by 128

Note Clock prescaling cannot be done in quadrature mode and PWM-DT mode.



# 17.2.3 Events Based on Trigger Inputs


These are the events triggered by hardware or software.

- Reload
- Start
- Stop
- Count
- Capture/switch

Hardware triggers can be level signal, rising edge, falling edge, or both edges. Figure 17-2 shows the selection of edge detection type for any event trigger signal.

Any edge (rising, falling, or both) or level (high or low) can be selected for the occurrence of an event by configuring the trigger control register 1 (TCPWM\_CNT\_TR\_CTRL1). This edge/level configuration can be selected for each trigger event separately. Alternatively, firmware can generate an event by writing to the counter command register (TCPWM\_CMD), as shown in Figure 17-2.

Figure 17-2. Trigger Signal Edge Detection




The trigger signal to generate an event can be a GPIO signal, TCPWM's underflow, compare match or overflow signal, SAR ADC's end-of-comparison (EOC) or Sample\_Done signal, CTBm comparator output, or a low-power comparator (LPCOMP) output signal. Figure 17-3 shows the trigger signal selection for all the events.



Figure 17-3. Trigger Mux in PSoC 4100S

To use GPIOs for trigger,
HSIOM\_PORT\_SELx register should
be written








Figure 17-4. Trigger Mux in PSoC 4100S Plus



The events derived from these triggers can have different definitions in different modes of the TCPWM block.

- Reload: A reload event initializes and starts the counter.
  - In UP counting mode and DOWN counting mode, the count register (TCPWM\_CNT\_COUNTER) is initialized with '0'.
  - In UP/DOWN counting mode, the count register is initialized with '1'.
  - In quadrature mode, the reload event acts as a quadrature index event. An index/reload event indicates a completed rotation and can be used to synchronize quadrature decoding.
- **Start:** A start event is used to start counting; it can be used after a stop event or after re-initialization of the counter register to any value by software. Note that the count register is not initialized on this event.
  - In quadrature mode, the start event acts as quadrature phase input phiB, which is explained in detail in "Quadrature Decoder Mode" on page 191.
- Count: A count event causes the counter to increment or decrement, depending on its configuration.
  - In quadrature mode, the count event acts as quadrature phase input phiA.
- **Stop:** A stop event stops the counter from incrementing or decrementing. A start event will start the counting again.
  - In the PWM modes, the stop event acts as a kill event. A kill event disables all the PWM output lines.
- Capture: A capture event copies the counter register value to the capture register and capture register value to the buffer capture register. In the PWM modes, the capture event acts as a switch event. It switches the values of the capture/compare and period registers with their buffer counterparts. This feature can be used to modulate the pulse width and frequency.

#### **Notes**


- All trigger inputs are synchronized to the HFCLK.
- When more than one event occurs in the same counter clock period, one or more events may be missed. This can happen for high-frequency events (frequencies close to the counter frequency) and a timer configuration in which a pre-scaled (divided) counter clock is used.



## 17.2.4 Output Signals

The TCPWM block generates several output signals, as shown in Figure 17-5.

Figure 17-5. TCPWM Output Signals



## 17.2.4.1 Signals upon Trigger Conditions

- Counter generates an internal overflow (OV) condition when counting up and the count register reaches the period value.
- Counter generates an internal underflow (UN) condition when counting down and the count register reaches zero.
- The capture/compare (CC) condition is generated by the TCPWM when the counter is running and one of the following conditions occur:
  - ☐ The counter value equals the compare value.
  - □ A capture event occurs When a capture event occurs, the TCPWM\_CNT\_COUNTER register value is copied to the capture register and the capture register value is copied to the buffer capture register.

**Note** These signals, when they occur, remain at logic high for two cycles of the HFCLK. For reliable operation, the condition that causes this trigger should be less than a quarter of the HFCLK. For example, if the HFCLK is running at 24 MHz, the condition causing the trigger should occur at a frequency less than 6 MHz.

#### 17.2.4.2 Interrupts

The TCPWM block provides a dedicated interrupt output signal from the counter. An interrupt can be generated for a TC condition or a CC condition. The exact definition of these conditions is mode-specific.

Four registers are used for interrupt handling in this block, as shown in Table 17-2.

Table 17-2. Interrupt Register

Interrupt Registers	Bits	Name	Description			
TCPWM CNT INTR	0	TC	This bit is set to '1', when a terminal count is detected. Write '1' to clear this I			
(Interrupt request register)	1	СС_МАТСН	This bit is set to '1' when the counter value matches capture/compare registe value. Write '1' to clear this bit.			
TCPWM_CNT_INTR_SET	0	тс	Write '1' to set the corresponding bit in the interrupt request register. When read, this register reflects the interrupt request register status.			
(Interrupt set request register)	1	СС_МАТСН	Write '1' to set the corresponding bit in the interrupt request register. When read, this register reflects the interrupt request register status.			
TCPWM_CNT_INTR_MASK	0	TC	Mask bit for the corresponding TC bit in the interrupt request register.			
(Interrupt mask register)	1	CC_MATCH	Mask bit for the corresponding CC_MATCH bit in the interrupt request register.			
TCPWM_CNT_INTR_MASKED	0	TC	Logical AND of the corresponding TC request and mask bits.			
(Interrupt masked request register)	1	CC_MATCH	Logical AND of the corresponding CC_MATCH request and mask bits.			



## 17.2.4.3 Outputs

The TCPWM has two outputs, line\_out and line\_compl\_out (complementary of line\_out). Note that the OV, UN, and CC conditions can be used to drive line\_out and line\_compl\_out if needed, by configuring the TCPWM\_CNT\_TR\_CTRL2 register (Table 17-3).

Table 17-3. Configuring Output Line for OV, UN, and CC Conditions

Field	Bit	Value	Event	Description
		0	Set line_out to '1	
CC MATCH MODE	4.0	1	Clear line_out to '0	Configures output line on a compare
Default Value = 3	1:0	2	Invert line_out	match (CC) event
		3	No change	
		0	Set line_out to '1	
OVERFLOW MODE	3:2	1	Clear line_out to '0	Configures output line on a overflow
Default Value = 3		2	Invert line_out	(OV) event
		3	No change	
		0	Set line_out to '1	
UNDERFLOW_MODE Default Value = 3		1	Clear line_out to '0	Configures output line on a underflow
	5:4	2	Invert line_out	(UN) event
		3	No change	

#### 17.2.5 Power Modes

The TCPWM block works in Active and Sleep modes. The TCPWM block is powered from V<sub>CCD</sub>. The configuration registers and other logic are powered in Deep-Sleep mode to keep the states of configuration registers. See Table 17-4 for details.

Table 17-4. Power Modes in TCPWM Block

Power Mode	Block Status
Active	This block is fully operational in this mode with clock running and power switched on.
Sleep	All counter clocks are on, but bus interface cannot be accessed.
Deep-Sleep	In this mode, the power to this block is still on but no bus clock is provided; hence, the logic is not functional. All the configuration registers will keep their state.



# 17.3 Modes of Operation

The counter block can function in six operational modes, as shown in Table 17-5. The MODE [26:24] field of the counter control register (TCPWM\_CNTx\_CTRL) configures the counter in the specific operational mode.

Table 17-5. Operational Mode Configuration

Mode	MODE Field [26:24]	Description
Timer	000	Implements a timer or counter. The counter increments or decrements by '1' at every counter clock cycle in which a count event is detected.
Capture	010	Implements a timer or counter with capture input. The counter increments or decrements by '1' at every counter clock cycle in which a count event is detected. When a capture event occurs, the counter value copies into the capture register.
Quadrature Decoder	011	Implements a quadrature decoder, where the counter is decremented or incremented, based on two phase inputs according to the selected (X1, X2 or X4) encoding scheme.
PWM	100	Implements edge/center-aligned PWMs with an 8-bit clock prescaler and buffered compare/period registers.
PWM-DT	101	Implements edge/center-aligned PWMs with configurable 8-bit dead time (on both outputs) and buffered compare/period registers.
PWM-PR	110	Implements a pseudo-random PWM using a 16-bit linear feedback shift register (LFSR).

The counter can be configured to count up, down, and up/down by setting the UP\_DOWN\_MODE[17:16] field in the TCPWM\_CNT\_CTRL register, as shown in Table 17-6.

Table 17-6. Counting Mode Configuration

Counting Modes	UP_DOWN_ MODE[17:16]	Description
UP Counting Mode	00	Increments the counter until the period value is reached. A Terminal Count (TC) condition is generated when the counter reaches the period value.
DOWN Counting Mode	01	Decrements the counter from the period value until 0 is reached. A TC condition is generated when the counter reaches '0'.
UP/DOWN Counting Mode 0	10	Increments the counter until the period value is reached, and then decrements the counter until '0' is reached. A TC condition is generated only when '0' is reached.
UP/DOWN Counting Mode 1	11	Similar to up/down counting mode 0 but a TC condition is generated when the counter reaches '0' and when the counter value reaches the period value.




#### 17.3.1 Timer Mode

The timer mode is commonly used to measure the time of occurrence of an event or to measure the time difference between two events.

#### 17.3.1.1 Block Diagram

Figure 17-6. Timer Mode Block Diagram



#### 17.3.1.2 How It Works

The timer can be configured to count in up, down, and up/down counting modes. It can also be configured to run in either continuous mode or one-shot mode. The following explains the working of the timer:


- The timer is an up, down, and up/down counter.
  - The current count value is stored in the count register (TCPWM\_CNTx\_COUNTER).
    Note It is not recommended to write values to this register while the counter is running.
  - The period value for the timer is stored in the period register.
- The counter is re-initialized in different counting modes as follows:
  - □ In the up counting mode, after the count reaches the period value, the count register is automatically reloaded with 0.
  - In the down counting mode, after the count register reaches zero, the count register is reloaded with the value in the period register.
  - □ In the up/down counting modes, the count register value is not updated upon reaching the terminal values. Instead the direction of counting changes when the count value reaches 0 or the period value.
- The CC condition is generated when the count register value equals the compare register value. Upon this condition, the compare register and buffer compare register switch their values if enabled by the AUTO\_RELOAD\_CC bit-field of the counter control (TCPWM\_CNT\_CTRL) register. This condition can be used to generate an interrupt request.

Figure 17-7 shows the timer operational mode of the counter in four different counting modes. The period register contains the maximum counter value.


- In the up counting mode, a period value of A results in A+1 counter cycles (0 to A).
- In the down counting mode, a period value of A results in A+1 counter cycles (A to 0).
- In the two up/down counting modes (0 and 1), a period value of A results in 2\*A counter cycles (0 to A and back to 0).



Figure 17-7. Timing Diagram for Timer in Multiple Counting Modes







**Note** The OV and UN signals remain at logic high for two cycles of the HFCLK, as explained in "Signals upon Trigger Conditions" on page 183. The figures in this chapter assume that HFCLK and counter clock are the same.

#### 17.3.1.3 Configuring Counter for Timer Mode

The steps to configure the counter for Timer mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register.
- 2. Select Timer mode by writing '000' to the MODE[26:24] field of the TCPWM CNT CTRL register.
- 3. Set the required 16-bit period in the TCPWM\_CNT\_PERIOD register.
- 4. Set the 16-bit compare value in the TCPWM\_CNT\_CC register and the buffer compare value in the TCPWM\_CNT\_CC BUFF register.
- 5. Set AUTO\_RELOAD\_CC field of the TCPWM\_CNT\_CTRL register, if required to switch values at every CC condition.
- 6. Set clock prescaling by writing to the GENERIC[15:8] field of the TCPWM\_CNT\_CTRL register, as shown in Table 17-1.
- 7. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the TCPWM\_CNT\_CTRL register, as shown in Table 17-6.
- 8. The timer can be configured to run either in continuous mode or one-shot mode by writing 0 or 1, respectively to the ONE\_SHOT[18] field of TCPWM\_CNT\_CTRL.
- 9. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Reload, Start, Stop, Capture, and Count).
- 10. Set the TCPWM\_CNT\_TR\_CTRL1 register to select the edge of the trigger that causes the event (Reload, Start, Stop, Capture, and Count).
- 11. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 12. Enable the counter by writing '1' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register. A start trigger must be provided through firmware (TCPWM\_CMD register) to start the counter if the hardware start signal is not enabled.




## 17.3.2 Capture Mode

In the capture mode, the counter value can be captured at any time either through a firmware write to command register (TCPWM\_CMD) or a capture trigger input. This mode is used for period and pulse width measurement.

#### 17.3.2.1 Block Diagram

Figure 17-8. Capture Mode Block Diagram



#### 17.3.2.2 How it Works


The counter can be set to count in up, down, and up/down counting modes by configuring the UP\_DOWN\_MODE[17:16] bit-field of the counter control register (TCPWM\_CNT\_CTRL).

Operation in capture mode occurs as follows:

- During a capture event, generated either by hardware or software, the current count register value is copied to the capture register (TCPWM\_CNT\_CC) and the capture register value is copied to the buffer capture register (TCPWM\_CNT\_CC\_BUFF).
- A pulse on the CC output signal is generated when the counter value is copied to the capture register. This condition can also be used to generate an interrupt request.

Figure 17-9 illustrates the capture behavior in the up counting mode.

Figure 17-9. Timing Diagram of Counter in Capture Mode, Up Counting Mode





In the figure, observe that:

- The period register contains the maximum count value.
- Internal overflow (OV) and TC conditions are generated when the counter reaches the period value.
- A capture event is only possible at the edges or through software. Use trigger control register 1 to configure the edge detection.
- Multiple capture events in a single clock cycle are handled as:
  - Even number of capture events no event is observed
  - Odd number of capture events single event is observed

This happens when the capture signal frequency is greater than the counter clock frequency.

#### 17.3.2.3 Configuring Counter for Capture Mode

The steps to configure the counter for Capture mode operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the COUNTER ENABLED field of the TCPWM CTRL register.
- 2. Select Capture mode by writing '010' to the MODE[26:24] field of the TCPWM\_CNT\_CTRL register.
- 3. Set the required 16-bit period in the TCPWM CNT PERIOD register.
- 4. Set clock prescaling by writing to the GENERIC[15:8] field of the TCPWM CNT CTRL register, as shown in Table 17-1.
- 5. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the TCPWM\_CNT\_CTRL register, as shown in Table 17-6.
- 6. Counter can be configured to run either in continuous mode or one-shot mode by writing 0 or 1, respectively to the ONE\_SHOT[18] field of the TCPWM\_CNT\_CTRL register.
- 7. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Reload, Start, Stop, Capture, and Count).
- 8. Set the TCPWM\_CNT\_TR\_CTRL1 register to select the edge that causes the event (Reload, Start, Stop, Capture, and Count).
- 9. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 10. Enable the counter by writing '1' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register. A start trigger must be provided through firmware (TCPWM\_CMD register) to start the counter if the hardware start signal is not enabled.

190




#### 17.3.3 Quadrature Decoder Mode

Quadrature decoders are used to determine speed and position of a rotary device (such as servo motors, volume control wheels, and PC mice). The quadrature encoder signals are used as phiA and phiB inputs to the decoder.

#### 17.3.3.1 Block Diagram

Figure 17-10. Quadrature Mode Block Diagram



#### 17.3.3.2 How It Works

Quadrature decoding only runs on counter\_clock. It can operate in three sub-modes: X1, X2, and X4 modes. These encoding modes can be controlled by the QUADRATURE\_MODE[21:20] field of the counter control register (TCPWM\_CNT\_CTRL). This mode uses double buffered capture registers.

The Quadrature mode operation occurs as follows:

- Quadrature phases phiA and phiB: Counting direction is determined by the phase relationship between phiA and phiB. These phases are connected to the count and the start trigger inputs, respectively as hardware input to the decoder.
- Quadrature index signal: This is connected to the reload signal as a hardware input. This event generates a TC condition. as shown in Figure 17-11.
  - On TC, the counter is set to 0x0000 (in the up counting mode) or to the period value (in the down counting mode).

**Note** The down counting mode is recommended to be used with a period value of 0x8000 (the mid-point value).

- A pulse on CC output signal is generated when the count register value reaches 0x0000 or 0xFFFF. On a CC condition, the count register is set to the period value (0x8000 in this case).
- On TC or CC condition:
  - Count register value is copied to the capture register
  - Capture register value is copied to the buffer capture register

- This condition can be used to generate an interrupt request
- The value in the capture register can be used to determine which condition caused the event and whether:
  - A counter underflow occurred (value 0)
  - ☐ A counter overflow occurred (value 0xFFFF)
  - ☐ An index/TC event occurred (value is not equal to either 0 or 0xFFFF)
- The DOWN bit field of counter status (TCPWM\_CNTx\_STATUS) register can be read to determine the current counting direction. Value '0' indicates a previous increment operation and value '1' indicates previous decrement operation. Figure 17-11 illustrates quadrature behavior in the X1 encoding mode.
  - A positive edge on phiA increments the counter when phiB is '0' and decrements the counter when phiB is '1'.
  - The count register is initialized with the period value on an index/reload event.
  - Terminal count is generated when the counter is initialized by index event. This event can be used to generate an interrupt.
  - When the count register reaches 0xFFFF (the maximum count register value), the count register value is copied to the capture register and the count register is initialized with period value (0x8000 in this case).



Quadrature, X1 encoding index/reload event phiA phiB Period 0x8000 0x8002 counter 0x8003 0xFFFF 0x7FFF capture 0xFFFF buffer capture TC CC

Figure 17-11. Timing Diagram for Quadrature Mode, X1 Encoding

The quadrature phases are detected on the counter\_clock. Within a single counter\_clock period, the phases should not change value more than once. The X2 and X4 quadrature encoding modes count twice and four times as fast as the X1 encoding mode.

Figure 17-12 illustrates the quadrature mode behavior in the X2 and X4 encoding modes.






Figure 17-12. Timing Diagram for Quadrature Mode, X2 and X4 Encoding

#### 17.3.3.3 Configuring Counter for Quadrature Mode

The steps to configure the counter for quadrature mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the COUNTER ENABLED field of the TCPWM CTRL register.
- 2. Select Quadrature mode by writing '011' to the MODE[26:24] field of the TCPWM\_CNT\_CTRL register.
- 3. Set the required 16-bit period in the TCPWM\_CNT\_PERIOD register.
- 4. Set the required encoding mode by writing to the QUADRATURE\_MODE[21:20] field of the TCPWM\_CNT\_CTRL register.
- 5. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Index and Stop).
- 6. Set the TCPWM\_CNT\_TR\_CTRL1 register to select the edge that causes the event (Index and Stop).
- 7. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 8. Enable the counter by writing '1' to the COUNTER ENABLED field of the TCPWM CTRL register.



#### 17.3.4 Pulse Width Modulation Mode

The PWM mode is also called the Digital Comparator mode. The comparison output is a PWM signal whose period depends on the period register value and duty cycle depends on the compare and period register values.

PWM period = (period value/counter clock frequency) in left- and right-aligned modes

PWM period = (2 × (period value/counter clock frequency)) in center-aligned mode

Duty cycle = (compare value/period value) in left- and right-aligned modes

Duty cycle = ((period value-compare value)/period value) in center-aligned mode

#### 17.3.4.1 Block Diagram

UN **BUFFER PERIOD** OV CC reload PERIOD TC start == ston COUNTER line\_out switch **PWM** count line out compl COMPARE counter clock **BUFFER COMPARE** 

Figure 17-13. PWM Mode Block Diagram

#### 17.3.4.2 How It Works

The PWM mode can output left, right, center, or asymmetrically aligned PWM signals. The desired output alignment is achieved by using the counter's up, down, and up/down counting modes selected using UP\_DOWN\_MODE [17:16] bits in the TCPWM\_CNT\_CTRL register, as shown in Table 17-6.

This CC signal along with OV and UN signals control the PWM output line. The signals can toggle the output line or set it to a logic '0' or '1' by configuring the TCPWM\_CNT\_TR\_CTRL2 register. By configuring how the signals impact the output line, the desired PWM output alignment can be obtained.

The recommended way to modify the duty cycle is:

- The buffer period register and buffer compare register are updated with new values.
- On TC, the period and compare registers are automatically updated with the buffer period and buffer compare registers when there is an active switch event. The AUTO\_RELOAD\_CC and AUTO\_RELOAD\_PERIOD fields of the counter control register are set to '1'. When

- a switch event is detected, it is remembered until the next TC event. Pass through signal (selected during event detection setting) cannot trigger a switch event.
- Updates to the buffer period register and buffer compare register should be completed before the next TC with an active switch event; otherwise, switching does not reflect the register update, as shown in Figure 17-15.

In the center-aligned mode, the output line is set to '0' at Terminal Count and toggled at the CC condition

At the reload event, the count register is initialized and starts counting in the appropriate mode. At every count, the count register value is compared with compare register value to generate the CC signal on match.

Figure 17-14 illustrates center-aligned PWM with buffered period and compare registers (up/down counting mode 0).



PWM center aligned buffered counter\_clock SW update of buffers new period value B, new compare value N reload event period buffer Α В Α period Α В В compare buffer М М compare Μ Switch at TC condition В Counter TC CC line\_out

Figure 17-14. Timing Diagram for Center Aligned PWM

Figure 17-14 illustrates center-aligned PWM with software generated switch events:

- Software generates a switch event only after both the period buffer and compare buffer registers are updated.
- Because the updates of the second PWM pulse come late (after the terminal count), the first PWM pulse is repeated.
- Note that the switch event is automatically cleared by hardware at TC after the event takes effect.






Figure 17-15. Timing Diagram for Center Aligned PWM (software switch event

## 17.3.4.3 Other Configurations

- For asymmetric PWM, the up/down counting mode 1 should be used. This causes a TC when the counter reaches either '0' or the period value. To create an asymmetric PWM, the compare register is changed at every TC (when the counter reaches either '0' or the period value), whereas the period register is only changed at every other TC (only when the counter reaches '0').
- For left-aligned PWM, use the up counting mode; configure the OV condition to set output line to '1' and CC condition to reset the output line to '0'. See Table 17-3.
- For right-aligned PWM, use the down counting mode; configure UN condition to reset output line to '0' and CC condition to set the output line to '1'. See Table 17-3.

#### 17.3.4.4 Kill Feature

The kill feature gives the ability to disable both output lines immediately. This event can be programmed to stop the counter by modifying the PWM STOP ON KILL and PWM SYNC KILL fields of the counter control register, as shown in Table 17-7.

Table 17-7. Field Setting for Stop on Kill Feature

PWM_STOP_ON_KILL Field Comments						
0	The kill trigger temporarily blocks the PWM output line but the counter is still running.					
1	The kill trigger temporarily blocks the PWM output line and the counter is also stopped.					

196



A kill event can be programmed to be asynchronous or synchronous, as shown in Table 17-8.

Table 17-8. Field Setting for Synchronous/Asynchronous Kill

PWM_SYNC_KILL Field	Comments
0	An asynchronous kill event lasts as long as it is present. This event requires pass through mode.
	A synchronous kill event disables the output lines until the next TC event. This event requires rising edge mode.

In the synchronous kill, PWM cannot be started before the next TC. To restart the PWM immediately after kill input is removed, kill event should be asynchronous (see Table 17-8). The generated stop event disables both output lines. In this case, the reload event can use the same trigger input signal but should be used in falling edge detection mode.

## 17.3.4.5 Configuring Counter for PWM Mode

The steps to configure the counter for the PWM mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register.
- 2. Select PWM mode by writing '100' to the MODE[26:24] field of the TCPWM\_CNT\_CTRL register.
- 3. Set clock prescaling by writing to the GENERIC[15:8] field of the TCPWM\_CNT\_CTRL register, as shown in Table 17-1.
- 4. Set the required 16-bit period in the TCPWM\_CNT\_PERIOD register and the buffer period value in the TCPWM\_CNT\_PERIOD\_BUFF register to switch values, if required.
- 5. Set the 16-bit compare value in the TCPWM\_CNT\_CC register and buffer compare value in the TCPWM\_CNT\_CC\_BUFF register to switch values, if required.
- 6. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the TCPWM\_CNT\_CTRL register to configure left-aligned, right-aligned, or center-aligned PWM, as shown in Table 17-6.
- 7. Set the PWM STOP ON KILL and PWM SYNC KILL fields of the TCPWM CNT CTRL register as required.
- 8. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Reload, Start, Kill, Switch, and Count).
- 9. Set the TCPWM\_CNT\_TR\_CTRL1 register to select the edge that causes the event (Reload, Start, Kill, Switch, and Count).
- 10. line\_out and line\_out\_compl can be controlled by the TCPWM\_CNT\_TR\_CTRL2 register to set, reset, or invert upon CC, OV, and UN conditions.
- 11. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 12. Enable the counter by writing '1' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register. A start trigger must be provided through firmware (TCPWM\_CMD register) to start the counter if the hardware start signal is not enabled.



#### 17.3.5 Pulse Width Modulation with Dead Time Mode

Dead time is used to delay the transitions of both 'line out' and 'line out compl' signals. It separates the transition edges of these two signals by a specified time interval. Two complementary output lines 'dt line' and 'dt line compl' are derived from these two lines. During the dead band period, both compare output and complement compare output are at logic '0' for a fixed period. The dead band feature allows the generation of two non-overlapping PWM pulses. A maximum dead time of 255 clocks can be generated using this feature.

#### 17.3.5.1 Block Diagram

**BUFFER PERIOD** CC Reload **PERIOD** TC Start Stop COUNTER Switch dt line **PWM Dead Time** Count dt line compl **COMPARE** counter clock **BUFFER COMPARE** 

Figure 17-16. PWM-DT Mode Block Diagram

#### 17.3.5.2 How It Works

The PWM operation with Dead Time mode occurs as follows:

- On the rising edge of the PWM line out, depending upon UN, OV, and CC conditions, the dead time block sets the dt\_line and dt\_line\_compl to '0'.
- The dead band period is loaded and counted for the period configured in the register.
- When the dead band period is complete, dt line is set to
- On the falling edge of the PWM line out depending upon UN, OV, and CC conditions, the dead time block sets the dt line and dt line compl to '0'.
- The dead band period is loaded and counted for the period configured in the register.
- When the dead band period has completed, dt line compl is set to '1'.
- A dead band period of zero has no effect on the dt line and is the same as line out.
- When the duration of the dead time equals or exceeds the width of a pulse, the pulse is removed.

This mode follows PWM mode and supports the following features available with that mode:

- Various output alignment modes
- Two complementary output lines, dt line and dt line compl, derived from PWM "line out" and "line \_out\_compl", respectively
  - Stop/kill event with synchronous and asynchronous
  - Conditional switch event for compare and buffer compare registers and period and buffer period registers

This mode does not support clock prescaling.

Figure 17-17 illustrates how the complementary output lines "dt line" and "dt line compl" are generated from the PWM output line, "line out".

198



Figure 17-17. Timing Diagram for PWM, with and without Dead Time

#### 17.3.5.3 Configuring Counter for PWM with Dead Time Mode

The steps to configure the counter for PWM with Dead Time mode of operation and the affected register bits are as follows:

- 1. Disable the counter by writing '0' to the COUNTER ENABLED field of the TCPWM CTRL register.
- 2. Select PWM with Dead Time mode by writing '101' to the MODE[26:24] field of the TCPWM CNT CTRL register.
- Set the required dead time by writing to the GENERIC[15:8] field of the TCPWM\_CNT\_CTRL register, as shown in Table 17-1.
- 4. Set the required 16-bit period in the TCPWM\_CNT\_PERIOD register and the buffer period value in the TCPWM CNT PERIOD BUFF register to switch values, if required.
- 5. Set the 16-bit compare value in the TCPWM\_CNT\_CC register and the buffer compare value in the TCPWM\_CNT\_CC BUFF register to switch values, if required.
- 6. Set the direction of counting by writing to the UP\_DOWN\_MODE[17:16] field of the TCPWM\_CNT\_CTRL register to configure left-aligned, right-aligned, or center-aligned PWM, as shown in Table 17-6.
- 7. Set the PWM\_STOP\_ON\_KILL and PWM\_SYNC\_KILL fields of the TCPWM\_CNT\_CTRL register as required, as shown in the "Pulse Width Modulation Mode" on page 194.
- 8. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Reload, Start, Kill, Switch, and Count).
- 9. Set the TCPWM\_CNT\_TR\_CTRL1 register to select the edge that causes the event (Reload, Start, Kill, Switch, and Count).
- 10. dt\_line and dt\_line\_compl can be controlled by the TCPWM\_CNT\_TR\_CTRL2 register to set, reset, or invert upon CC, OV, and UN conditions.
- 11. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 12. Enable the counter by writing '1' to the COUNTER\_ENABLED field of the TCPWM\_CTRL register. A start trigger must be provided through firmware (TCPWM\_CMD register) to start the counter if hardware start signal is not enabled.




#### 17.3.6 Pulse Width Modulation Pseudo-Random Mode

This mode uses the linear feedback shift register (LFSR). LFSR is a shift register whose input bit is a linear function of its previous state.

## 17.3.6.1 Block Diagram


Figure 17-18. PWM-PR Mode Block Diagram



#### 17.3.6.2 How It Works

The counter register is used to implement LFSR with the polynomial:  $x^{16}+x^{14}+x^{13}+x^{11}+1$ , as shown in Figure 17-19. It generates all the numbers in the range [1, 0xFFFF] in a pseudo-random sequence. Note that the counter register should be initialized with a non-zero value.

Figure 17-19. Pseudo-Random Sequence Generation using Counter Register





The following steps describe the process:

- The PWM output line, 'line\_out', is driven with '1' when the lower 15-bit value of the counter register is smaller than the value in the compare register (when counter[14:0] < compare[15:0]). A compare value of '0x8000' or higher always results in a '1' on the PWM output line. A compare value of '0' always results in a '0' on the PWM output line.
- A reload event behaves similar to a start event; however, it does not initialize the counter.
- Terminal count is generated when the counter value equals the period value. LFSR generates a predictable pattern of counter values for a certain initial value. This predictability can be used to calculate the counter value after a certain amount of LFSR iterations 'n'. This calculated counter value can be used as a period value and the TC is generated after 'n' iterations.
- At TC, a switch/capture event conditionally switches the compare and period register pairs (based on the AUTO\_RELOAD\_CC and AUTO\_RELOAD\_PERIOD fields of the counter control register).
- A kill event can be programmed to stop the counter as described in previous sections.
- One shot mode can be configured by setting the ONE\_SHOT field of the counter control register. At terminal count, the counter is stopped by hardware.
- In this mode, underflow, overflow, and trigger condition events do not occur.
- CC condition occurs when the counter is running and its value equals compare value. Figure 17-20 illustrates pseudo-random noise behavior.
- A compare value of 0x4000 results in 50 percent duty cycle (only the lower 15 bits of the 16- bit counter are used to compare with the compare register value).




Figure 17-20. Timing Diagram for Pseudo-Random PWM

A capture/switch input signal may switch the values between the compare and compare buffer registers and the period and period buffer registers. This functionality can be used to modulate between two different compare values using a trigger input signal to control the modulation.

Note Capture/switch input signal can only be triggered by an edge (rising, falling, or both). This input signal is remembered until the next terminal count.

#### 17.3.6.3 Configuring Counter for Pseudo-Random PWM Mode

The steps to configure the counter for pseudo-random PWM mode of operation and the affected register bits are as follows.

- 1. Disable the counter by writing '0' to COUNTER\_ENABLED of the TCPWM\_CTRL register.
- 2. Select pseudo-random PWM mode by writing '110' to the MODE[26:24] field of the TCPWM\_CNT\_CTRL register.
- 3. Set the required period (16 bit) in the TCPWM\_CNT\_PERIOD register and buffer period value in the TCPWM\_CNT\_PERIOD\_BUFF register to switch values, if required.
- 4. Set the 16-bit compare value in the TCPWM\_CNT\_CC register and the buffer compare value in the TCPWM\_CNT\_CC\_BUFF register to switch values.
- 5. Set the PWM STOP ON KILL and PWM SYNC KILL fields of the TCPWM CNT CTRL register as required.
- 6. Set the TCPWM\_CNT\_TR\_CTRL0 register to select the trigger that causes the event (Reload, Start, Kill, and Switch).
- 7. Set the TCPWM CNT TR CTRL1 register to select the edge that causes the event (Reload, Start, Kill, and Switch).
- 8. line\_out and line\_out\_compl can be controlled by the TCPWM\_CNT\_TR\_CTRL2 register to set, reset, or invert upon CC, OV, and UN conditions.
- 9. If required, set the interrupt upon TC or CC condition, as shown in "Interrupts" on page 183.
- 10. Enable the counter by writing '1' to the COUNTER ENABLED field of the TCPWM CTRL register.



# 17.4 TCPWM Registers

Table 17-9. List of TCPWM Registers

Register	Comment	Features
TCPWM_CTRL	TCPWM control register	Enables the counter block
TCPWM_CMD	TCPWM command register	Generates software events
TCPWM_INTR_CAUSE	TCPWM counter interrupt cause register	Determines the source of the combined interrupt signal
TCPWM_CNT_CTRL	Counter control register	Configures counter mode, encoding modes, one shot mode, switching, kill feature, dead time, clock pre-scaling, and counting direction
TCPWM_CNT_STATUS	Counter status register	Reads the direction of counting, dead time duration, and clock pre-scaling; checks if the counter is running
TCPWM_CNT_COUNTER	Count register	Contains the 16-bit counter value
TCPWM_CNT_CC	Counter compare/capture register	Captures the counter value or compares the value with counter value
TCPWM_CNT_CC_BUFF	Counter buffered compare/capture register	Buffer register for counter CC register; switches period value
TCPWM_CNT_PERIOD	Counter period register	Contains upper value of the counter
TCPWM_CNT_PERIOD_BUFF	Counter buffered period register	Buffer register for counter period register; switches compare value
TCPWM_CNT_TR_CTRL0	Counter trigger control register 0	Selects trigger for specific counter events
TCPWM_CNT_TR_CTRL1	Counter trigger control register 1	Determine edge detection for specific counter input signals
TCPWM_CNT_TR_CTRL2	Counter trigger control register 2	Controls counter output lines upon CC, OV, and UN conditions
TCPWM_CNT_INTR	Interrupt request register	Sets the register bit when TC or CC condition is detected
TCPWM_CNT_INTR_SET	Interrupt set request register	Sets the corresponding bits in interrupt request register
TCPWM_CNT_INTR_MASK	Interrupt mask register	Mask for interrupt request register
TCPWM_CNT_INTR_MASKED	Interrupt masked request register	Bitwise AND of interrupt request and mask registers

# Section E: Analog System




This section encompasses the following chapter:

- SAR ADC chapter on page 205
- Low-Power Comparator chapter on page 233
- Continuous Time Block mini (CTBm) chapter on page 251
- LCD Direct Drive chapter on page 239
- CapSense chapter on page 261
- Temperature Sensor chapter on page 283

# **Top Level Architecture**

#### Analog System Block Diagram





# 18. SAR ADC



The PSoC<sup>®</sup> 4 has one successive approximation register analog-to-digital converter (SAR ADC). The SAR ADC is designed for applications that require moderate resolution and high data rate. It consists of the following blocks (see Figure 18-1):

- SARMUX
- SAR ADC core
- SARREF
- SARSEQ

The SAR ADC core is a fast 12-bit ADC with sampling rate of 1 Msps. Preceding the SAR ADC is the SARMUX, which can route external pins and internal signals (AMUXBUS-A/-B, CTBm, temperature sensor output) to the 16 internal channels of SAR ADC. SARREF is used for multiple reference selection. The sequencer controller SARSEQ is used to control SARMUX and SAR ADC to do an automatic scan on all enabled channels without CPU intervention and for pre-processing, such as averaging the output data.

The result from each channel is double-buffered and a complete scan may be configured to generate an interrupt at the end of the scan. The sequencer may also be configured to flag overflow, collision, and saturation errors that can be configured to assert an interrupt.

For more flexibility, it is also possible to control most analog switches, including those in the SARMUX with the firmware. This makes it possible to implement an alternative sequencer with the firmware.

#### 18.1 Features


- Operates across the entire device power supply range
- Maximum 1 Msps sample rate
- Sixteen individually configurable channels and one injection channel
- Each channel has the following features:
  - Input from external pin (only for eight channels in single-ended mode and four channels in differential mode) or internal signal (AMUXBUS/CTBm/temperature sensor)
  - Programmable acquisition times
  - □ Selectable 8-, 10-, and 12-bit resolution
  - □ Single-ended or differential measurement
  - Averaging
  - □ Results are double-buffered
  - Result may be left or right aligned
- Scan triggered by firmware, timer, CTBm comparator, low-power comparator, and by SAR end of conversion signal
  - Hardware/firmware trigger (one shot), and free-running (continuous conversion) modes
- Hardware averaging support
  - □ First order accumulate
  - ☐ Samples averaging from 2 to 256 (powers of 2)
- Results represented in 16-bit sign extended values
- Selectable voltage references
  - □ Internal V<sub>DDA</sub> and V<sub>DDA</sub>/2 references



- □ Internal 1.2-V reference with buffer
- External reference
- Interrupt generation
  - □ Finished scan conversion
  - Saturation detect and over-range (configurable) detect for every channel
  - ☐ Scan results overflow
  - Collision detect
- Configurable injection channel
  - □ Triggered by firmware
  - □ Can be interleaved between two scan sequences (tailgating)
  - □ Selectable sample time, resolution, single-ended or differential, averaging
- Low-power modes
  - □ ADC core and reference voltage have dedicated low power modes

# 18.2 Block Diagram

Figure 18-1. Block Diagram





## 18.3 How it Works

This section includes the following contents:

- Introduction of each block: SAR ADC core, SARMUX, SARREF, and SARSEQ
- SAR ADC system resource: Interrupt, low-power mode, and SAR ADC status
  - System operation
- Configuration examples

#### 18.3.1 SAR ADC Core

PSoC 4 SAR ADC core is a 12-bit SAR ADC. The maximum sample rate for this ADC is 1 Msps. The SAR ADC core has the following features:

- Fully differential architecture; also supports single-ended mode
- 12-bit resolution and a selectable alternate resolution: either 8-bit or 10-bit
- Programmable acquisition time
- Programmable power mode (full, one-half, one-quarter)
- Supports single and continuous conversion mode

#### 18.3.1.1 Single-ended and Differential Mode

PSoC 4 SAR ADC can operate in single-ended and differential mode. It is designed in a fully differential architecture, optimized to provide 12-bit accuracy in the differential mode of operation. It gives full range output (0 to 4095) for differential inputs in the range of  $-V_{REF}$  to  $+V_{REF}$ . SAR ADC can be configured in single-ended mode by fixing the negative input. Differential or single-ended mode can be configured by channel configuration register, SAR\_CHANx\_CONFIG.

The single-ended mode options of negative input include:  $V_{SSA}$ ,  $V_{REF}$ , or an external input from any of the eight pins with SARMUX connectivity. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for the pin details. This mode is configured by the global configuration register SAR\_CTRL. When Vminus is connected to these SARMUX pins, the single-ended mode is equivalent to differential mode. However, when the odd pin of each differential pair is connected to the common alternate ground, these conversions are 11-bit, because measured signal value (SARMUX.vplus) cannot go below ground.

Table 18-1. Result Data Format

Result Register Signed/ **Alignment** Resolution Unsigned 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 12 9 8 7 6 5 4 3 2 1 0 \_ 11 10 10 9 8 7 6 5 4 3 2 1 Right Unsigned 0 8 7 5 4 3 2 1 0

To get a single-ended conversion with 12 bits, it is necessary to connect  $V_{REF}$  to the negative input of the SAR ADC; then, the input range can be from 0 to 2 ×  $V_{REF}$ .

Note that temperature sensor can only be used in singleended mode; it will override the SAR\_CTRL [11:9] to 0. The differential conversion is not available for temperature sensors; the result is undefined.

#### 18.3.1.2 Input Range

All inputs should be in the range of  $V_{SSA}$  to  $V_{DDA}$ . Input voltage range is also limited by  $V_{REF}$ . If voltage on negative input is Vn and the ADC reference is  $V_{REF}$ , the range on the positive input is Vn  $\pm$   $V_{REF}$ . This criteria applies for both single-ended and differential modes. In single-ended mode, Vn is connected to  $V_{SSA}$ ,  $V_{REF}$  or an external input.

Note that Vn  $\pm$  V<sub>REF</sub> should be in the range of V<sub>SSA</sub> to V<sub>DDA</sub>. For example, if negative input is connected to V<sub>SSA</sub>, the range on the positive input is 0 to V<sub>REF</sub>, not -V<sub>REF</sub> to V<sub>REF</sub>. This is because the signal cannot go below V<sub>SSA</sub>. Only half of the ADC range is usable because the positive input signal cannot swing below V<sub>SS</sub>, which effectively only generates an 11-bit result.

#### 18.3.1.3 Result Data Format

Result data format is configurable from two aspects:

- Signed/unsigned
- Left/right alignment

When the result is considered signed, the most significant bit of the conversion is used for sign extension to 16 bits with MSB. For an unsigned conversion, the result is zero extended to 16-bits. It can be configured by SAR\_SAMPLE\_CTRL [3:2] for differential and single-ended conversion, respectively.

The sample value can either be right-aligned or left-aligned within the 16 bits of the result register. By default, data is right-aligned in data[11:0], with sign extension to 16 bits, if required. A lower resolution combined with left-alignment will cause lower significant bits to be made zero.

Combined with signed and unsigned, and left and right alignment for 12-, 10-, and 8-bit conversion, the result data format can be shown as follows.



Table 18-1. Result Data Format

Sig	Signed/		Result Register															
Alignment	Unsigned		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		12	11	11	11	11	11	10	9	8	7	6	5	4	3	2	1	0
Right	Signed	10	9	9	9	9	9	9	9	8	7	6	5	4	3	2	1	0
	·	8	7	7	7	7	7	7	7	7	7	6	5	4	3	2	1	0
		12	11	10	9	8	7	6	5	4	3	2	1	0	_	_	_	_
Left –	10	9	8	7	6	5	4	3	2	1	0	_	_	_	_	_	_	
	8	7	6	5	4	3	2	1	0	_	_	_	_	_	_	_	_	

#### 18.3.1.4 Negative Input Selection

The negative input connection choice affects the voltage range, SNR, and effective resolution (Table 18-2). In single-ended mode, negative input of the SAR ADC can be connected to  $V_{SSA}$ ,  $V_{REF}$ , or any of the eight pins with SARMUX connectivity.

Table 18-2. Negative Input Selection Comparison

Single-ended/ Differential	Signed/Unsigned	SARMUX Vminus	SARMUX Vplus Range	Result Register	Maximum SNR
Single anded	N/A <sup>a</sup>	V	+V <sub>REF</sub>	0x7FF	Better
Single-ended	IN/A	$V_{SSA}$	V <sub>SSA</sub> = 0	0x000	Detter
			+2 × V <sub>REF</sub>	0xFFF	
Single-ended	Unsigned	$V_{REF}$	V <sub>REF</sub>	0x800	Good
			V <sub>SSA</sub> = 0	0	
			+2 × V <sub>REF</sub>	0x7FF	
Single-ended	Signed	$V_{REF}$	V <sub>REF</sub>	0x000	Good
			V <sub>SSA</sub> = 0	0x800	
			Vx + V <sub>REF</sub>	0xFFF	
Single-ended	Unsigned	Vx	Vx	0x800	Best
			Vx – V <sub>REF</sub>	0	
			Vx + V <sub>REF</sub>	0x7FF	
Single-ended	Signed	Vx	Vx	0x000	Best
			Vx – V <sub>REF</sub>	0x800	
			Vx + V <sub>REF</sub>	0xFFF	
Differential	Unsigned	Vx	Vx	0x800	Best
			Vx – V <sub>REF</sub>	0	
			Vx + V <sub>REF</sub>	0x7FF	
Differential	Signed	Vx	Vx	0x000	Best
			Vx – V <sub>REF</sub>	0x800	

a. For single-ended mode with Vminus connected to V<sub>SSA</sub>, conversions are effectively 11-bit because voltages cannot swing below V<sub>SSA</sub> on any PSoC 4 pin. Because of this, the global configuration bit SINGLE\_ENDED\_SIGNED (SAR\_SAMPLE\_CTRL[2]) will be ignored and the result is always (0x000-0x7FF).

To get a single-ended conversion with 12-bits, it is necessary to connect  $V_{REF}$  to the negative input of the SAR ADC; then, the input range can be from 0 to 2 ×  $V_{REF}$ .

Note that single-ended conversions with Vminus connected to the pins with SARMUX connectivity are electrically equivalent to differential mode. However, when the odd pin of each differential pair is connected to the common alternate ground, these conversions are 11-bit, because measured signal value (SARMUX.vplus) cannot go below ground.

208



#### 18.3.1.5 Resolution

PSoC 4 supports 12-bit resolution (default) and a selectable alternate resolution: either 8-bit or 10-bit for each channel. Resolution affects conversion time:

Conversion time  $(sar\_clk) = resolution (bit) + 2$ 

Total acquisition and conversion time ( $sar\_clk$ ) = acquisition time + resolution (bit) + 2

For 12-bit conversion and acquisition time = 4, 18 sar\_clk is required. For example, if sar\_clk is 18 MHz, 18 sar\_clk is required for conversion and you will get 1 Msps conversion rate. Lower resolution results in higher conversion rate.

#### 18.3.1.6 Acquisition Time

Acquisition time is the time taken by sample and hold (S/H) circuit inside SAR ADC to settle. After acquisition time, the input signal source is disconnected from the SARADC core, and the output of the S/H circuit will be used for conversion. Each channel can select one from four acquisition time options, from 4 to 1023 SAR clock cycles defined in global configuration registers SAR SAMPLE TIME01 and SAR SAMPLE TIME23.

Inside PSoC4

Signal Source

RSW2

RSW1

SWACQ

CSHOLD

DAC

SAR Logic

DAC

Figure 18-2. Acquisition Time

The acquisition time should be sufficient to charge the internal hold capacitor of the ADC through the resistance of the routing path, as shown in Figure 18-2. The recommended value of acquisition time is:

 $t_{ACO} \ge 9 \times (R_{SRC} + R_{SW2} + R_{SW1}) \times C_{SHOLD}$ 

Where:

C<sub>SHOLD</sub> ~= 10 pF

R<sub>SW2</sub> + R<sub>SW1</sub> = ~ 500 to 1000 ohms, depending on the routing path (See Analog Routing on page 210 for details).

R<sub>SRC</sub> = series resistance of the signal source

#### 18.3.1.7 SAR ADC Clock

SAR ADC clock frequency must be between 1 MHz and 18 MHz, which comes from the HFCLK via a clock divider. Note that a fractional divider is not supported for SAR ADC. To get a 1-Msps sample rate, an 18-MHz SAR ADC clock is required. To achieve this, the system clock (HFCLK) must be set to 36 MHz rather than 48 MHz. A 12-bit ADC conversion with the minimum acquisition time of four clocks (at 18 MHz) requires 18 clocks in which to complete. A 10-bit and 8-bit conversion requires 16 and 14 clocks respectively. Note that the minimum acquisition time of four clock cycles at 18 MHz is based on the minimum acquisition time supported by the SAR block (R<sub>SW1</sub> and C<sub>SHOLD</sub> in Figure 18-2), which is 194 ns.



#### SAR ADC Timing 18.3.1.8

Figure 18-3 shows the SAR ADC timing diagram. A 12-bit resolution conversion needs 14 clocks (one bit needs one sar\_clk, plus two excess sar clk for G and F state). With acquisition time equal to four sar clk cycles by default, 18 clock sar clk cycles are required for total ADC acquisition and conversion. After sample (acquisition), it will output the next pulse. The SAR-MUX can route to another pin and signal; this will be done automatically with sequencer control (see SARSEQ on page 218 for details).

DSI trigger SOC 18 sar\_clk cycles SAMPLE State EOC Next Data\_out Data

Figure 18-3. SAR ADC Timing

#### 18.3.2 SARMUX

SARMUX is an analog dedicated programmable multiplexer. The main features of SARMUX are:

- Switch on resistance:  $600 \Omega$  (maximum)
- Internal temperature sensor
- Controlled by sequencer controller block (SARSEQ) or firmware
- Charge pump inside:
  - $\Box$  If  $V_{DDA}$  < 4.0 V, charge pump should be turned on to reduce switch resistance
  - $\ensuremath{\square}$  If  $V_{DDA} \geq 4.0$  V, charge pump is turned off and delivers  $V_{DDA}$  as its output
- Multiple inputs:
  - ☐ Analog signals from pins (port 2)
  - Temperature sensor output
  - CTBm output via sarbus0/1 (not fast enough to sample at 1 Msps)
  - AMUXBUS\_A/B (not fast enough to sample at 1 Msps)

#### 18.3.2.1 Analog Routing

SARMUX has many switches that may be controlled by SARSEQ block (sequencer controller)or firmware. The sequencer is the hardware control method, which can be masked by the hardware control bit in the register, SAR\_MUX\_SWITCH\_HW\_CTRL. Different control methods have different control capability on the switches. See Figure 18-4.






Figure 18-4. SARMUX Switches and Control Capability

**Sequencer control:** The switches are controlled by the sequencer in SARSEQ block. After configuring each channel's analog routing, it enables multi-channel automatic scan in a round-robin fashion, without CPU intervention. Not every switch can be controlled by the sequencer; see Figure 18-4. The corresponding registers are: SAR\_CHANx\_CONFIG, SAR\_MUX\_SWITCH0, SAR\_CTRL, and SAR\_MUX\_SWITCH\_HW\_CTRL.

**Firmware control:** Programmable registers directly define the VPLUS/VMINUS connection. It can control every switch in SARMUX; see Figure 18-4. For example, in firmware control, it is possible to do a differential measurement between any two pins or signals, not just two adjacent pins (as in sequencer control). However, it needs CPU intervention for multi-channel acquisition. The corresponding registers are: SAR MUX SWITCHO, SAR MUX SWITCH HW CTRL. and SAR CTRL.

#### 18.3.2.2 Analog Interconnection

PSoC 4 analog interconnection is very flexible. SAR ADC can be connected to multiple inputs via SARMUX, including both external pins and internal signals. For example, it can connect to a neighboring block such as CTBm. It can also connect to other pins except port 2 through AMUXBUS\_A/B, at the expense of scanning performance (more parasitic coupling, longer RC time to settle).

Several cases are discussed here to provide a better understanding of analog interconnection.



#### **Input from External Pins**

Figure 18-5 shows how two GPIOs that support SARMUX are connected to SAR ADC as a differential pair (Vpuls/Vminus) via switches. These two switches can be controlled by sequencer, or firmware. The pins are arranged in adjacent pairs; for example, in SARMUX port P2[0] and P2[1], P2[2] and P2[3], and so on. If you need to use pins that are not paired as a differential pair, such as P2[1] and P2[2], the sequencer does not work; use firmware.




Figure 18-5. Input from External Pins



#### Input from Analog Bus (AMUXBUS\_A/B)

Figure 18-6 shows how two pins that do not support SARMUX connectivity are connected to ADC as a differential pair. Additional switches must connect these two pins to AMUXBUS\_A and AMUX-BUS\_B, and then connect AMUXBUS\_A and AMUXBUS B to ADC.

The additional switches reduce the scanning performance (more parasitic coupling, longer RC time to settle) – it is not fast enough to sample at 1 Msps. This is not recommended for external signals; the dedicated SARMUX port should be used, if possible.




Figure 18-6. Input from Analog Bus



#### Input from CTBm Output via sarbus

SAR ADC can be connected to CTBm output via sarbus 0/1. Figure 18-7 shows how to connect an opamp (configured as a follower) output to a single-ended SAR ADC. Negative terminal is connected to  $V_{REF}$ . Figure 18-8 shows how to connect two opamp outputs to SAR ADC as a differential pair. It must connect opamp output to sarbus 0/1, then connect SAR ADC input to sarbus 0/1. Because there are also additional switches, it is not fast enough to sample at 1 Msps. However, the on-chip opamps add value for many applications.




Figure 18-7. Input from CTBm Output via sarbus






Figure 18-8. Inputs from CTBm Output via sarbus0 and sarbus1



#### **Input from Temperature Sensor**

One on-chip temperature sensor is available for temperature sensing and temperature-based calibration. Note for temperature sensor, differential conversions are not available (conversion result is undefined), thus always use it in singled-ended mode.

As Figure 18-9 shows, temperature sensor can be routed to positive input of SAR ADC via switch, which can be controlled by sequencer, firmware. Setting the MUX\_FW\_TEMP\_VPLUS bit (SAR\_MUX\_SWITCH0[17]) can enable the temperature sensor and connect its output to VPLUS of SAR ADC; clearing this bit will disable temperature sensor by cutting its bias current.




Figure 18-9. Inputs from Temperature Sensor




### 18.3.3 SARREF

The main features of SARREF are:

- Reference options: V<sub>DDA</sub>, V<sub>DDA</sub>/2, 1.2-V bandgap (±1 percent), external reference
- Reference buffer + bypass cap to enhance internal reference drive capability

Figure 18-10. SARREF Block Diagram



## 18.3.3.1 Reference Options

The reference voltage selection for the SAR ADC consists of a reference mux and switches inside the SARREF. The selection allows connecting  $V_{DDA}$ ,  $V_{DDA}$ /2, and 1.2-V internal reference from a bandgap or an external  $V_{REF}$  connected to an Ext Vref/SAR bypass pin (see the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details). The control for the reference mux in SARREF is in the global configuration register SAR CTRL [6:4].

## 18.3.3.2 Bypass Capacitors

The internal references, 1.2 V from bandgap or  $V_{DDA}/2$  are buffered with the reference buffer. This reference may be routed to the Ext Vref/SAR bypass pin where an external capacitor can be used to filter internal noise that may exist on the reference signal. The SAR ADC sample rate is limited to 100 ksps (at 12-bit) without an external reference bypass capacitor. For example, without a bypass capacitor and with 1.2-V internal  $V_{REF}$ , the maximum SAR ADC clock frequency is 1.6 MHz. When using an external reference, it is recommended that an external capacitor is used. Bypass capacitors can be enabled by setting SAR\_CTRL [7]. Table 18-3 lists different reference modes and its maximum frequency/sample rate for 12-bit continuous mode operation.

Table 18-3. Reference Modes

Reference Mode	Reference SAR_CTRL [6:4]	Bypass Cap SAR_CTRL[7]	Buffer	Max Frequency	Max Sample Rate (12-bit)
1.2 V internal V <sub>REF</sub> without bypass cap	4	0	Yes	1.6 MHz	100 ksps
1.2 V internal V <sub>REF</sub> with bypass cap	4	1	Yes	18 MHz	1 Msps
External V <sub>REF</sub> (low-impedance path)	5	X	No	18 MHz	1 Msps
V <sub>DDA</sub> /2 without bypass cap	6	0	Yes	1.6 MHz	100 ksps
V <sub>DDA</sub> /2 with bypass cap	6	1	Yes	18 MHz	1 Msps
$V_{DDA}$	7	Х	No	9 MHz	500 ksps

1.2-V internal  $V_{REF}$  startup time varies with the different bypass capacitor size, Table 18-4 lists two common values for the bypass capacitor and its startup time specification. If reference selection is changed between scans or when scanning after Sleep/Deep-Sleep, make sure the 1.2-V internal  $V_{REF}$  is settled when SAR ADC starts sampling. The worst case settling time (when  $V_{REF}$  is completely discharged) is the same as the startup time.

Table 18-4. Bypass Capacitor Values

Internal V <sub>REF</sub> Startup Time	Maximum Specification
Startup time for reference with external capacitor (1 uF)	2 ms
Startup time for reference with external capacitor (100 nF)	200 μs



## 18.3.3.3 Input Range versus Reference

All inputs should be between  $V_{SSA}$  and  $V_{DDA}$ . The ADCs input range is limited by  $V_{REF}$  selection. If negative input is Vn and the ADC reference is  $V_{REF}$ , the range on the positive input is Vn ±  $V_{REF}$ . This criteria applies for both single-ended and differential modes as long as both negative and positive inputs stay within  $V_{SSA}$  to  $V_{DDA}$ .

### 18.3.4 SARSEQ

SARSEQ is a dedicated sequencer controller that automatically sequences the input mux from one channel to the next while placing the result in an array of registers, one per channel.

- Controls SARMUX analog routing automatically without CPU intervention
- Controls SAR ADC core (such as resolution, acquisition time, and reference)
- Receives data from SAR ADC and does pre-processing (average, range detect)
- Uses double buffer to store the result so the CPU can safely read the results of the last scan while the next scan is in progress.

#### The features of SARSEQ are:

- Sixteen channels can be individually enabled as an automatic scan without CPU intervention
- An additional channel (injection channel) for infrequent signal to insert in an automatic scan
- Each channel has the following features:
  - Single-ended or differential mode
  - Input from external pin (only for eight channels in single-ended mode and four channels in differential mode) or internal signal (AMUXBUS/CTBm/ temperature sensor)
  - Up to four programmable acquisition time
  - Default 12-bit resolution, selectable alternate resolution: either 8-bit or 10-bit
  - Result averaging
- Scan triggering
  - One shot, periodic, or continuous mode
  - Triggered by TCPWM block, CTBm comparator, lowpower comparator, SAR ADC end of conversion signal, and by firmware
- Hardware averaging support
  - □ First order accumulate
  - □ From 2 to 256 samples averaging (powers of 2)
  - Results in 16-bit representation
- Double buffering of output data
  - Left or right adjusted results
  - Results in working register and result register

- Interrupt generation
  - Finished scan conversion
  - Channel saturation detect in all control modes
  - Over range (configurable) detect for every channel
  - ☐ Scan results overflow
  - Collision detect
- Configurable injection channel
  - Triggered by firmware
  - Can be interleaved between two scan sequences (tailgating)
  - Selectable sample time, resolution, single ended, or differential, averaging






Figure 18-11. SARSEQ Block Diagram

## 18.3.4.1 Averaging

The SARSEQ block has a 20-bit accumulator and shift register to implement averaging. Averaging is after signed extension. The global configuration SAR\_SAMPLE\_CTRL register specifies the details of averaging.

Channel configuration SAR\_CHAN\_CONFIG register has an enable bit (AVG EN) to enable averaging.

In global configuration, AVG\_CNT (SAR\_SMAPLE\_CTRL [6:4]) specifies the number of samples (N) according to this formula:

 $N=2^{(AVG\_CNT+1)} N range = [2..256]$ 

For example, if AVG\_CNT (SAR\_SMAPLE\_CTRL [6:4]) = 3, then N = 16.

AVG\_SHIFT bit (SAR\_SAMPLE\_CTRL[7]) is used to shift the result to get averaged; it should be set if averaging is enabled.

If a channel is configured for averaging, the SARSEQ will take N consecutive samples of the specified channel in every scan. Because the conversion result is 12-bit and the maximum value of N is 256 (left shift 8 bits), the 20-bit accumulator will never overflow.

If AVG\_SHIFT in SAR\_SAMPLE\_CTRL register is set, SAR sequencer performs sign extension and then accumulation. The accumulated result is shifted right AVG\_CNT + 1 bits to get averaged. If it is not, the result is forced to shift right to ensure it fits in 16 bits. Right shift is done by maximum (0, AVG\_CNT-3) – if the number of samples is more than 16 (AVG\_CNT >3), then the accumulation result is shifted right AVG\_CNT-3bits; it AVG\_CNT<3, the result is not shifted. Note in this case, the average result is bigger than expected; it is recommended to set AVG\_SHIFT. This mode always uses the selected resolution of ADC (12, 10, or 8 bits).

## 18.3.4.2 Range Detection

The SARSEQ supports range detection to allow automatic detection of result values compared to two programmable thresholds without CPU involvement. Range detection is defined by the SAR\_RANGE\_THRES register. The RANGE\_LOW field (SAR\_RANGE\_THRES [15:0]) value defines the lower threshold and RANGE\_HIGH field (SAR\_RANGE\_THRES [31:16]) defines the upper threshold of the range.

The SAR\_RANGE\_COND bits define the condition that triggers a channel maskable range detect interrupt (RANGE INTR). The following conditions can be selected:



0: result < RANGE LOW (below range)

1: RANGE LOW ≤ result < RANGE HIGH (inside range)

2: RANGE HIGH ≤ result (above range)

3: result <RANGE LOW || RANGE HIGH <= result (outside range)

See Range Detection Interrupts on page 222 for details.

#### 18.3.4.3 Double Buffer

Double buffering is used so that firmware can read the results of a complete scan while the next scan is in progress. The SAR ADC results are written to a set of working registers until the scan is complete, at which time the data is copied to a second set of registers where the data can be read by the user's application. This action allows sufficient time for the firmware to read the previous scan before the present scan is completed. All input channels are double buffered with 16 registers, except the injection channel. The injection channel is not required to be doubled buffered because it is not normally part of a normal channel scan.

#### 18.3.4.4 Injection Channel

The injection channel is similar to the other channels, with the exception that it is not part of a regular scan. The injection channel is used for incidental or rare conversions; for example, sampling the temperature sensor every two seconds. Note that if SAR is operating in continuous mode, enabling the injection channel will change the sample rate.

The injection channel can only be controlled by the firmware with a firmware trigger (one-shot). This means the injection channel does not support continuous trigger. Because the only trigger is one-shot, there is no need for double buffering or an overflow interrupt.

The conversions for the injection channel can be configured in the same way as the regular channels by setting SAR INJ CHAN CONFIG register, it supports:

- Pin or signal selection
- Single-ended or differential selection
- Choice of resolution between 12-bit or the globally specified SUB RESOLUTION
- Sample time select from one of the four globally specified sample times
- Averaging select

It supports the same interrupts as the regular channel except the overflow interrupt.

- Maskable end-of-conversion interrupt INJ EOC INTR
- Maskable range detect interrupt INJ\_RANGE\_INTR
- Maskable saturation detect interrupt INJ SATURATE INTR
- Maskable collision interrupt INJ COLLISION INTR

SAR INTR, SAR INTR MASK, SAR INTR MASKED, and SAR\_INTR\_SET are the corresponding registers.

These features are described in detail in Global SARSEQ Configuration on page 227, Channel Configurations on page 227, and Interrupt on page 221.

## **Tailgating**

The injection channel conversion can be triggered by setting start enable bit INJ START EN or (SAR INJ CHAN CONFIG [31]). It is recommended to select tailgating by setting INJ TAILGATING=1 (SAR INJ CHAN CONFIG [30]). The injection channel will be scanned at the end of the ongoing scan of regular channels without any collision. However, if there is no ongoing scan or the SAR ADC is idle, and tailgating is selected, INJ START EN will enable the injection channel to be scanned at the end of the next scan of regular channels.

If tailgating is not selected, setting the INJ START EN bit immediately starts the conversion of the injection channel provided there is no ongoing scan or SAR ADC is idle. If a scan of the regular channels is ongoing, then the injection channel will be scanned at the end of the ongoing scan, but it will cause a collision and generate a collision interrupt (INJ COLLISION INTR). Another potential problem without tailgating is that it can cause the next scan of the regular channels to collide with the injection channel conversion (FW COLLISION INTR is raised). As a result, the next scan of regular channels is postponed until the injection scan is finished, thus causing jitter on a regular scan.






Figure 18-12. Injection Channel Flow Chart

<sup>1</sup> scan here means scan of ALL the regular channels

The disadvantage of tailgating is that it may be a long time before the next trigger occurs. If there is no risk of colliding or causing jitter on the regular channels, the injection channel can be used safely without tailgating.

After completing the conversion for the injection channel, the end-of conversion interrupt (INJ\_EOC\_INTR) is set and the INJ\_START\_EN bit is cleared. The conversion data of the injection is put in the SAR\_INJ\_RESULT register. Similar to the SAR\_CHAN\_RESULT, the registers contain mirror bits for "valid" (=INJ\_EOC\_INTR), range detect, saturation detect interrupt, and a mirror bit of the collision interrupt (INJ\_COLLISSION\_INTR).

Figure 18-13 is an example when injection channel is enabled during a continuous scan (channel 1, 3, 5, and 7 are enabled), and tailgating is enabled. Note that the INJ\_START\_EN bit is immediately cleared when the SAR is disabled (but only if it was enabled before).

Regular Scan
Channel 1,3,5,7

Injection Channel Regular Scan
Channel 1,3,5,7

Regular Scan
Channel 1,3,5,7

Regular Scan
Channel 1,3,5,7

CONTINUOUS

INJ\_START\_EN
INJ\_TAILGATING=1
INJ\_START\_EN = 0
Fill SAR\_INJ\_RESULT

Figure 18-13. Injection Channel Enabled with Tailgating

## 18.3.5 Interrupt

An interrupt can be generated on different events:

- End of Scan When scanning is complete for all the enabled channels.
- Overflow When the result register is updated before the previous result is read.
- Collision When a new trigger is received while the SAR ADC is still processing the previous trigger.
- Injection End of Conversion When the injection channel is converted.
- Range Detection When the channel result meets the threshold value.
- Saturation Detection When the channel result is equal to the minimum or maximum value of the set resolution.

This section describes each interrupt in detail. These interrupts have an interrupt mask in the SAR\_INTR\_MASK register. By making the interrupt mask low, the corresponding



interrupt source is ignored. The SAR interrupt is generated if the interrupt mask bit is high and the corresponding interrupt source is pending.

When servicing an interrupt, the interrupt service routine (ISR) clears the interrupt source by writing a '1' to the interrupt bit after reading the data.

The SAR\_INTR\_MASKED register is the logical AND between the interrupts sources and the interrupt mask. This register provides a convenient way for the firmware to determine the source of the interrupt.

For verification and debug purposes, a set bit (such as EOS\_SET in the SAR\_INTR\_SET register) is used to trigger each interrupt. This action allows the firmware to generate an interrupt without the actual event occurring.

## 18.3.5.1 End-of-Scan Interrupt (EOS INTR)

After completing a scan, the end-of-scan interrupt (EOS\_INTR) is raised. Firmware should clear this interrupt after picking up the data from the RESULT registers.

Optionally, the EOS\_INTR can also be sent out on the GPIO by setting the EOS\_DSI\_OUT\_EN bit in SAR\_SAMPLE\_CTRL [31]. The EOS\_INTR signal is maintained for two system clock cycles. These cycles coincide with the data\_valid signal for the last channel of the scan (if selected).

EOS\_INTR can be masked by making the EOS\_MASK bit 0 in the SAR\_INTR\_MASK register. EOS\_MASKED bit of the SAR\_INTR\_MASKED register is the logic AND of the interrupt flags and the interrupt masks. Writing a '1' to EOS\_SET bit in SAR\_INTR\_SET register can set the EOS\_INTR, which is intended for debug and verification.

## 18.3.5.2 Overflow Interrupt

If a new scan completes and the hardware tries to set the EOS\_INTR and EOS\_INTR is still high (firmware does not clear it fast enough), then an overflow interrupt (OVERFLOW\_INTR) is generated by the hardware. This usually means that the firmware is unable to read the previous results before the current scan completes. In this case, the old data is overwritten.

OVERFLOW\_INTR can be masked by making the OVERFLOW\_MASK bit 0 in SAR\_INTR\_MASK register. OVERFLOW\_MASKED bit of SAR\_INTR\_MASKED register is the logic AND of the interrupt flags and the interrupt masks, which is for firmware convenience. Writing a '1' to the OVERFLOW\_SET bit in SAR\_INTR\_SET register can set OVERFLOW\_INTR, which is intended for debug and verification.

## 18.3.5.3 Collision Interrupt

It is possible that a new trigger is generated while the SARSEQ is still busy with the scan started by the previous trigger. Therefore, the scan for the new trigger is delayed

until after the ongoing scan is completed. It is important to notify the firmware that the new sample is invalid. This is done through the collision interrupt, which is raised any time a new trigger, other than the continuous trigger, is received.

There are three collision interrupts: for the firmware trigger (FW\_COLLISION\_INTR), for the external trigger (DSI\_COLLISION\_INTR), and for the injection channel (INJ\_COLLISION\_INTR). These interrupts allow the firmware to identify which trigger collided with an ongoing scan.

When the external trigger is used in level mode, the DSI COLLISION INTR will never be set.

The three collision interrupts can be masked by making the corresponding bit '0' in the SAR\_INTR\_MASK register. The corresponding bit in the SAR\_INTR\_MASKED register is the logic AND of the interrupt flags and the interrupt masks. Writing a '1' to the corresponding bit in SAR\_INTR\_SET register can set the collision interrupt, which is intended for debug and verification.

# 18.3.5.4 Injection End-of-Conversion Interrupt (INJ EOC INTR)

After completing a conversion for the injection channel, the injection end-of-conversion interrupt is raised (INJ\_EOC\_INTR). The firmware clears this interrupt after picking up the data from the INJ RESULT register.

Note that if the injection channel is tailgating a scan, the EOS\_INTR is raised in parallel to starting the injection channel conversion. The injection channel is not considered part of the scan.

INJ\_EOC\_INTR can be masked by making the INJ\_EOC\_MASK bit '0' in the SAR\_INTR\_MASK register. The INJ\_EOC\_MASKED bit of SAR\_INTR\_MASKED register is the logic AND of the interrupt flags and the interrupt masks. Writing a '1' to the INJ\_EOC\_SET bit in SAR\_INTR\_SET register can set INJ\_EOC\_INTR, which is intended for debug and verification.

## 18.3.5.5 Range Detection Interrupts

Range detection interrupt flag can be set after averaging, alignment, and sign extension (if applicable). This means it is not required to wait for the entire scan to complete to determine whether a channel conversion is over-range. The threshold values need to have the same data format as the result data.

Range detection interrupt for a specified channel can be masked by setting the SAR\_RANGE\_INTR\_MASK register specified bit to '0'. Register SAR\_RANGE\_INTR\_MASKED reflects a bitwise AND between the interrupt request and mask registers. If the value is not zero, then the SAR interrupt signal to the NVIC is high.

SAR\_RANGE\_INTR\_SET can be used for debug/verification. Write a '1' to set the corresponding bit in the interrupt



request register; when read, this register reflects the interrupt request register.

There is a range detect interrupt for each channel (RANGE INTR and INJ RANGE INTR).

## 18.3.5.6 Saturate Detection Interrupts

The saturation detection is always applied to every conversion. This feature detects if a sample value is equal to the minimum or maximum value for the specific resolution and sets a maskable interrupt flag for the corresponding channel. This action allows the firmware to take action, such as discarding the result, when the SAR ADC saturates. The sample value is tested right after conversion, before averaging. This means that the interrupt is set while the averaged result in the data register is not equal to the minimum or maximum.

When a 10-bit or 8-bit resolution is selected for the channel, saturate detection is done on 10-bit or 8-bit data.

Saturation interrupt flag is set immediately to enable a fast response to saturation, before the full scan and averaging. Saturation detection interrupt for specified channel can be masked by setting the SAR\_SATURATE\_INTR\_MASK register specified bit to '0'. SAR\_SATURATE\_INTR\_MASKED register reflects a bit-wise AND between the interrupt request and mask registers. If the value is not zero, then the SAR interrupt signal to the NVIC is high.

SAR\_SARTURATE\_INTR\_SET can be used for debug/verification. Write a '1' to set the corresponding bit in the interrupt request register; when read, this register reflects the interrupt request register.

### 18.3.5.7 Interrupt Cause Overview

INTR\_CAUSE register contains an overview of all the pending SAR interrupts. It allows the ISR to determine the cause of the interrupt. The register consists of a mirror copy of SAR\_INTR\_MASKED. In addition, it has two bits that aggregate the range and saturate detection interrupts of all channels. It includes a logical OR of all the bits in RANGE\_INTR\_MASKED and SATURATE\_INTR\_MASKED registers (does not include INJ\_RANGE\_INTR and INJ\_SATURATE\_INTR).

## 18.3.6 Trigger

The three possible ways to trigger a scan are:

- A firmware or one-shot trigger is generated when the firmware writes to the FW\_TRIGGER bit of the SAR\_START\_CTRL register. After the scan is completed, the SARSEQ clears the FW\_TRIGGER bit and goes back to idle mode waiting for the next trigger. The FW\_TRIGGER bit is cleared immediately after the SAR is disabled.
- An external trigger can be TCPWM outputs, CTBm comparator outputs, low-power comparator outputs, and

SAR ADC's end-of-sampling and end-of-conversion signals. Hardware trigger is enabled by writing '1' to the DSI\_TRIGGER\_EN bit of the SAR\_SAMPLE\_CTRL register. Signal for the trigger is selected using the PERI\_TR\_GROUP1\_TR\_OUT\_CTL0 register in PSoC 4100S and PERI\_TR\_GROUP2\_TR\_OUT\_CTL0 register in PSoC 4100S Plus.

Table 18-5. Hardware Trigger Source Selection in PSoC 4100S

PERI_TR_GROUP1_ TR_OUT_CTL0[6:0]	Trigger Source	
0	Hardwired to 0 (firmware trigger)	
1	TCPWM 0 Overflow	
2	TCPWM 1 Overflow	
3	TCPWM 2 Overflow	
4	TCPWM 3 Overflow	
5	TCPWM 4 Overflow	
6	TCPWM 0 Compare Match	
7	TCPWM 1 Compare Match	
8	TCPWM 2 Compare Match	
9	TCPWM 3 Compare Match	
10	TCPWM 4 Compare Match	
11	TCPWM 0 Underflow	
12	TCPWM 1 Underflow	
13	TCPWM 2 Underflow	
14	TCPWM 3 Underflow	
15	TCPWM 4 Underflow	
16	SAR ADC Sample Done (sdone) Signal	
17	SAR ADC End of Conversion (eoc) Signal	
18	CTBm Comparator 0 Output	
19	CTBm Comparator 1 Output	
20	LPCOMP 0 Output	
21	LPCOMP 1 Output	

Table 18-6. Hardware Trigger Source Selection in PSoC 4100S
Plus

PERI_TR_GROUP2_ TR_OUT_CTL0[6:0]	Trigger Source	
0	Hardwired to 0 (firmware trigger)	
1	TCPWM 0 Overflow	
2	TCPWM 1 Overflow	
3	TCPWM 2 Overflow	
4	TCPWM 3 Overflow	
5	TCPWM 4 Overflow	
6	TCPWM 5 Overflow	
7	TCPWM 6 Overflow	
8	TCPWM 7 Overflow	
9	TCPWM 0 Compare Match	



Table 18-6. Hardware Trigger Source Selection in PSoC 4100S

PERI_TR_GROUP2_ TR_OUT_CTL0[6:0]	Trigger Source	
10	TCPWM 1 Compare Match	
11	TCPWM 2 Compare Match	
12	TCPWM 3 Compare Match	
13	TCPWM 4 Compare Match	
14	TCPWM 5 Compare Match	
15	TCPWM 6 Compare Match	
16	TCPWM 7 Compare Match	
17	TCPWM 0 Underflow	
18	TCPWM 1 Underflow	
19	TCPWM 2 Underflow	
20	TCPWM 3 Underflow	
21	TCPWM 4 Underflow	
22	TCPWM 5 Underflow	
23	TCPWM 6 Underflow	
24	TCPWM 7 Underflow	
25	TCPWM 0 Line Output	
26	TCPWM 1 Line Output	
27	TCPWM 2 Line Output	
28	TCPWM 3 Line Output	
29	TCPWM 4 Line Output	
30	TCPWM 5 Line Output	
31	TCPWM 6 Line Output	
32	TCPWM 7 Line Output	
33	SAR ADC Sample Done (sdone) Signal	
34	SAR ADC End of Conversion (eoc) Signal	
35	CTBm Comparator 0 Output	
36	CTBm Comparator 1 Output	
37	LPCOMP 0 Output	
38	LPCOMP 1 Output	

A continuous trigger is activated by setting the CONTIN-UOUS bit in SAR\_SAMPLE\_CTRL register. In this mode, after completing a scan the SARSEQ starts the next scan immediately; therefore, the SARSEQ is always BUSY. As a result, all other triggers are essentially ignored. Note that FW\_TRIGGER will still get cleared by hardware on the next completion.

The three triggers are mutually exclusive, although there is no hardware requirement. If an external trigger coincides with a firmware trigger, the external trigger is handled first and a separate scan is done for the firmware trigger (and a collision interrupt is set). When an external trigger coincides with a continuous trigger, both triggers are effectively handled at the same time (a collision interrupt may be set for the external trigger).

For firmware continuous trigger, it takes only one SAR ADC clock cycle before the sequencer tells the SAR ADC to start sampling (provided the sequencer is idle). For the external trigger, it depends on the trigger configuration setting.

### 18.3.6.1 External Trigger Configuration

#### Synchronization

If the incoming external trigger signal is not synchronous to the AHB clock, the signal needs to be synchronized by double flopping it (default). However, if the trigger signal is already synchronized with the AHB clock, then these two flops can be bypassed. The configuration bit, DSI\_SYNC\_TRIGGER in the SAR\_SAMPLE\_CTRL register, controls the double flop bypass. DSI\_SYNC\_TRIGGER affects the trigger width (TW) and trigger interval (TI) requirement of the pulse trigger signal.

### ■ Trigger Level

The trigger can either be a pulse or a level; this is indicated by the configuration bit, DSI\_TRIGGER\_LEVEL in the SAR\_SAMPLE\_CTRL register. If it is a level, then the SAR starts new scans for as long as the trigger signal remains high. When the trigger signal is a pulse input, a positive edge detected on the trigger signal triggers a new scan.

#### Transmission Time

After the 'dsi\_trigger' is raised, it takes some transmission time before the SAR ADC is told to start sampling. With different DSI\_SYNC\_TRIGGER and DSI\_TRIGGER\_LEVEL configuration, the transmission time is different; Table 18-7 shows the maximum time. Two trigger pulse intervals should be longer than the transmission time, otherwise, the second trigger is ignored.

When the SAR is disabled (ENABLED=0), the trigger is ignored.

Table 18-7. External Trigger Maximum Time

Maximum External_TRIGGER Transmission Time	Bypass Sync DSI_SYNC_TRIGGER=0	Enable Sync DSI_SYNC_TRIGGER=1 (by default)
Pulse trigger: DSI_TRIGGER_LEVEL=0 (by default)	1 clk_sys+2 clk_sar	3 clk_sys+2 clk_sar
Level Trigger: DSI_TRIGGER_LEVEL=1	2 clk_sar	2 clk_sys+2 clk_sar



Table 18-8. Trigger Signal Requirement

Trigger Specification	Requirement
Trigger Width (TW)	TW should be greater enough so that a trigger can be locked. If DSI_SYNC_TRIGGER=1, TW ≥ 2 clk_sys cycle. If DSI_SYNC_TRIGGER=0, TW ≥ 1 SAR clock cycle.
Trigger interval (TI)	Trigger interval should be longer than the transmission time (as specified in Table 18-7); otherwise, the second trigger pulse will be ignored.

### 18.3.7 SAR ADC Status

The current SAR status can be observed through the BUSY and CUR\_CHAN fields in the SAR\_STATUS register. The BUSY bit is high whenever the SAR is busy sampling or converting a channel; the CUR\_CHAN [4:0] bits indicate the number of the current channel being sampled (channel 16 indicates the injection channel). SW\_VREF\_NEG bit indicates the current switch status that shorts NEG with  $V_{REF}$  input.

CHAN\_WORK\_VALID in the CHAN\_WORK\_VALID register will be set if the WORK data that was sampled during the last scan is valid. When CHAN\_RESULT\_VALID is set in the CHAN\_RESULT\_VALID register, indicating that the RESULT data is valid, then the corresponding CHAN\_WORK\_VALID bit is cleared. The CUR\_AVG\_ACCU and CUR\_AVG\_CNT fields in the SAR\_AVG\_STAT register indicate the current averaging accumulator contents and the current sample counter value for averaging (counts down).

The SAR\_MUX\_SWITCH\_STATUS register gives the current switch status of MUX\_SWITCH0 register. These status registers help to debug SAR behavior.

### 18.3.8 Low-Power Mode

The current consumption of the SAR ADC can be divided into two parts: SAR ADC core and SARREF. There are several methods to reduce the power consumption of the SAR ADC core. The easiest way is to reduce the trigger frequency; that is, reduce the number of conversions per second. Another option is to use a lower resolution for channels that do not need high accuracy. This action shortens the conversion by up to four out of 18 cycles (for 8-bit resolution and minimum sample time). In addition, the SAR ADC offers the ICONT\_LV[1:0] configuration bits, which control overall power of the SAR ADC. Maximum clock rates for each power setting should be observed.

Table 18-9. ICONT\_LV for Low Power Consumption

ICONT_LV[1:0]	Relative Power of SAR ADC Core [%]	Maximum Frequency [MHz]	Minimum Sample Time [cycles]	Maximum Sample Speed (at 12- bit) [ksps]
0	100	18	4	1000
1	50	9	3	529
2	133	18	4	1000
3	25	4.5	2	281

In addition to controlling the power of the SAR ADC core, the power consumed by VREF buffer (if used) can also be configured. Note that for full VDDA range (1.7 V to 5.5 V) operation without external bypass capacitor, the VREF buffer should be operated in 2x power mode. However, the maximum sample rate supported without external bypass capacitor remains at 100 ksps. For a 1-Msps sample rate, an external bypass capacitor and an 18-MHz clock are required. See Table 18-10 for details.

Table 18-10. SAR VREF Power Options

PWR_CTRL_ VREF [1:0]	External Bypass Capacitor Required	Relative VREF Power [%]	Maximum Frequency [MHz]	Minimum Sample Time [cycles]	Maximum Sample Speed (at 12-bit) [ksps]	VDDA Range
0	Yes	100	18	4	1000	1.7 V - 5.5 V
0	No	100	1.6	2	100	2.7 V - 5.5 V
2	No	200	1.6	2	100	1.7 V - 5.5 V
1 or 3	Invalid setting - Should not be used					

Using an external VREF eliminates the need for the VREF buffer and bypass capacitor, which in turn reduces overall power consumption of the SAR ADC block.



## 18.3.9 System Operation

After the SAR analog is enabled by setting the ENABLED bit (SAR\_CTRL [31]), follow these steps to start ADC conversions with the SARSEQ:

- 1. Set SARMUX analog routing (pin/signal selection) via sequencer/firmware
- 2. Set the global SARSEQ conversion configurations
- 3. Configure each channel source (such as pin address)
- 4. Enable the channels
- 5. Set the trigger type
- 6. Set interrupt masks
- 7. Start the trigger source
- 8. Retrieve data after each end of conversion interrupt
- 9. Perform injection conversions if needed

Use registers to configure the SAR ADC; this is the most common usage. Detailed register bit definition is available in the PSoC 4100S: PSoC 4 Registers TRM and PSoC 4100S Plus: PSoC 4 Registers TRM.

## 18.3.9.1 SARMUX Analog Routing

There are two ways to control the SARMUX analog routing: sequencer and firmware.

#### Sequencer Control

It is essential that the appropriate hardware control bits in MUX\_SWITCH\_HW\_CTRL register and the firmware control bits in MUX\_SWITCH0 register are both set to '1'. Ensure that SWITCH\_DISABLE=0; setting SWITCH\_DISABLE disables sequencer control.

With sequencer control, the pin or internal signal a channel converts is specified by the combination of port and pin address. The PORT\_ADDR bits are SAR\_CHANx\_CONFIG [6:4] and PIN\_ADDR bits are SAR\_CHANx\_CONFIG [2:0]. Table 18-11 shows the PORT\_ADDR and PIN\_ADDR setup with corresponding SARMUX selection. The unused port/pins are reserved for other products in the PSoC 4 series.

Table 18-11. PORT ADDR and PIN ADDR

PORT_ADDR	PIN_ADDR	Description
0	07	8 dedicated pins of the SARMUX
1	X	sarbus0 <sup>a</sup>
1	X	sarbus1 <sup>a</sup>
7	0	Temperature sensor
7	2	AMUXBUS-A
7	3	AMUXBUS-B

a. sarbus0 and sarbus1 connect to the output of the CTBm block, which contains opamp0/1. See the Continuous Time Block mini (CTBm) chapter on page 251 for more information. When PORT\_ADDR=1, sarbus0 connects to positive terminal of SAR ADC regardless of the value of PIN\_ADDR; sarbus1 can only connect to the negative terminal of SAR ADC when differential mode is enabled and PORT\_ADDR=1.

For differential conversion, the negative terminal connection is dependent on the positive terminal connection, which is defined by PORT\_ADDR and PIN\_ADDR. By setting DIFFERENTIAL\_EN, the channel will do a differential conversion on the even/odd pin pair specified by the pin address with PIN\_ADDR [0] ignored. P.0/P.1, P.2/P.3, P.4/P.5, P.6/P.7 are valid differential pairs for sequencer control. More flexible analog can be implemented by firmware.

For single-ended conversions, NEG\_SEL (SAR\_CTRL [11:9]) is intended to decide which signal is connected to negative input. In differential mode, these bits are ignored. Negative input choice affects the input voltage range and effective resolution. See Negative Input Selection on page 208 for details. The options include: V<sub>SSA</sub>, V<sub>REF</sub>, or an external input from any of the eight pins with SARMUX connectivity. To connect negative input to V<sub>REF</sub>, an additional bit, SAR\_HW\_CTRL\_NEGVREF (SAR\_CTRL[13]) must be set, because the MUX\_SWITCH\_HW\_CTRL register does not have that hardware control bit.



#### **Firmware Control**

By default, the SARMUX operates in firmware control. VPLUS (positive) and VMINUS (negative) inputs of SAR ADC can be controlled separately by setting the appropriate bits in SAR\_MUX\_SWITCH0 [29:0]. Clear appropriate bits in the hardware switch control register (SAR\_MUX\_SWITCH\_HW\_CTR[n]=0). Otherwise, hardware control method (sequencer) will control the SARMUX analog routing.

SAR\_CTRL register bit SWITCH\_DISABLE is used to disable SAR sequencer from enabling routing switches. Note that firmware control mode can always close switches independent of this bit value; however, it is recommended to set it to '1'.

NEG\_SEL (SAR\_CTRL [11:9]) decides which signal is connected to the negative terminal (vminus) of SAR ADC in single-ended mode. In differential mode, these bits are ignored. In single-ended mode, when using sequencer control, you must set these bits. When using firmware control, NEG\_SEL is ignored and SAR\_MUX\_SWITCH0 should be set to control the negative input. A special case is when SAR\_MUX\_SWITCH0 does not connect internal V<sub>REF</sub> to vminus; then, set NEG\_SEL to '7'. Negative input choice affects the input voltage range, SNR, and effective resolution. See Negative Input Selection on page 208 for details.

## 18.3.9.2 Global SARSEQ Configuration

A number of conversion options that apply to all channels are configured globally. In several cases, the channel configuration has bits to choose what parts of the global configuration to use.

SAR\_CTRL, SAR\_SAMPLE\_CTRL, SAR\_SAMPLE01, SAR\_SAMPLE03, SAR\_RANGE\_THES, and SAR\_RANGE\_COND are all global configuration registers. Typically, these configurations should not be modified while a scan is in progress. If configuration settings that are in use are changed, the results are undefined. Configuration settings that are not currently in use can be changed without affecting the ongoing scan.

Table 18-12. Global Configuration Registers

Configurations	Control Registers	Detailed Reference
Reference selection	SAR_CTRL[6:4]	18.3.3.1 Reference Options
Signed/unsigned selection	SAR_SAMPLE_CTRL [3:2]	18.3.1.3 Result Data Format
Data left/right alignment	SAR_SAMPLE_CTRL [1]	18.3.1.3 Result Data Format
Negative input selection in single-ended mode	SAR_CTRL[11:9]	18.3.1.4 Negative Input Selection
Resolution	SAR_SAMPLE_CTRL[0] <sup>a</sup>	18.3.1.5 Resolution
Acquisition time	SAR_SAMPLE_TIME01 [25:0] SAR_SAMPLE_TIME32 [25:0]	18.3.1.6 Acquisition Time
Averaging count	SAR_SAMPLE_CTRL[7:4]	18.3.4.1 Averaging
Range detection	SAR_RANGE_THRES [31:0] SAR_RANGE_COND [31:30]	18.3.4.2 Range Detection

a. The alternate resolution should be enabled by the SAR\_RESOLUTION bit in the SAR\_CHAN\_CONFIG register. If the alternate resolution is not enabled, the ADC operates at 12-bits of resolution, irrespective of the resolution set by the SAR\_SAMPLE\_CTRL register.

### 18.3.9.3 Channel Configurations

Channel configuration includes:

- Differential or single-ended mode selection
- Global configuration selection: sample time, resolution, averaging enable
- DSI output enable

As a general rule, the channel configurations should only be updated between scans (same as global configurations). However, if a channel is not enabled for the ongoing scan, then the configuration for that channel can be changed freely without affecting the ongoing scan. If this rule is violated, the results are undefined. The channels that enable themselves are the only



exception to this rule; enabled channels can be changed during the on-going scan, and it will be effective in the next scan. Changing the enabled channels may change the sample rate.

Table 18-13. Channel Configuration Registers

Configurations	Registers	Detailed Reference
Single-ended/differential	SAR_CHANx_CONFIG [8]	18.3.1.1 Single-ended and Differential Mode
Acquisition time selection	SAR_CHANx_CONFIG [13:12]	18.3.1.6 Acquisition Time
Resolution selection	SAR_CHANx_CONFIG [9]	18.3.1.5 Resolution
Average enable	SAR_CHANx_CONFIG [10]	18.3.4.1 Averaging

SUB\_RESOLUTION (SAR\_SAMPLE\_CTRL[0]) can choose which alternate resolution will be used, either 8-bit or 10 bit. Resolution (SAR\_CHANx\_CONFIG [9]) can determine whether default resolution 12-bit or alternate resolution is used. When averaging is enabled, the SUB\_RESOLUTION is ignored; the resolution will be fixed to the maximum 12-bit.

Table 18-14. Resolution

Average	SUB_RESOLUTION SAR_SAMPLE_CTRL[0]	Register Mode Resolution SAR_CHANx_CONFIG [9]	Channel Resolution	
OFF	0	1	8-bit	
OFF	1	1	10-bit	
OFF	0	0	12-bit	
OFF	1	0	12-bit	
ON	X	X	12-bit	

#### 18.3.9.4 Channel Enables

A CHAN\_EN register is available to individually enable each channel. All enabled channels are scanned when the next trigger happens. After a trigger, the channel enables can immediately be updated to prepare for the next scan. This action does not affect the ongoing scan. Note that this is an exception to the rule; all other configurations (global or channel) should not be changed while a scan is in progress.

## 18.3.9.5 Interrupt Masks

There are six interrupt sources; all have an interrupt mask:

- End-of-scan interrupt
- Overflow interrupt
- Collision interrupt
- Injection end-of-conversion interrupt
- Range detection interrupt
- Saturate detection interrupt

Each interrupt has an interrupt request register (INTR, SATURATE INTR, RANGE INTR), a software interrupt set register (INTR SET, SATURATE INTR SET, RANGE INTR SET), interrupt mask reaister SATURATE INTR MASK, (INTR MASK, RANGE INTR MASK), and an interrupt re-quest masked result register (INTR MASKED, SATURATE INTR MASKED, RANGE INTR MASKED). An interrupt cause register is also added to have an overview of all the currently pending SAR interrupts and allows the ISR to determine the interrupt cause by just reading this register.

See 18.3.5 Interrupt for details.

## 18.3.9.6 Trigger

The three ways to start an A/D conversion are:

■ Firmware trigger: SAR\_START\_CTRL [0]

External trigger: dsi\_trigger

Continuous trigger: SAR SAMPLE CTRL [16]

See 18.3.6 Trigger for details.

## 18.3.9.7 Retrieve Data after Each Interrupt

Make sure you read the data from the result register after each scan; otherwise, the data may change because of the next scan's configuration.

The 16-bit data registers are used to implement double buffering for up to eight channels (injection channel do not have double buffer). Double buffering means that there is one working register and one result register for each channel. Data is written to the working register immediately after sampling this channel. It is then copied to the result register from the working register after all enabled channels in this scan have been sampled.

The CHAN\_WORK\_VALID bit is set after the corresponding WORK data is valid, that is, it was already sampled during the current scan. Corresponding CHAN\_RESULT\_VALID is set after completed scan. When CHAN\_RESULT\_VALID is set, the corresponding CHAN\_WORK\_VALID bit is cleared.

For firmware convenience, bit [31] in SAR\_CHAN\_WORK register is the mirror bit of the corresponding bit in



SAR\_CHAN\_WORK\_VALID register. Bit[29], bit [30],and bit[31] in SAR\_CHAN\_RESULT are the mirror bits of the corresponding bit in SAR\_SATURATE\_INTR, SAR\_RANGE\_INTR, and SAR\_CHAN\_RESULT\_VALID registers. Note that the interrupt bits mirrored here are the raw (unmasked) interrupt bits. It helps firmware to check if the data is valid by just reading the data register.

## 18.3.9.8 Injection Conversions

Injection channel can be triggered by setting the start bit INJ\_START\_EN (INJ\_CHAN\_CONFIG [31]). To prevent the collision of regular automatic scan, it is recommended to enable tailgating by setting INJ\_CHAN\_CONFIG [30]. When it is enabled, INJ\_START\_EN will enable the injection channel to be scanned at the end of next scan of regular channels. See 18.3.4.4 Injection Channel for details.



## 18.3.10 Temperature Sensor Configuration

One on-chip temperature sensor is available for temperature sensing and temperature-based calibration. Differential conversions are not available for temperature sensors (conversion result is undefined). Therefore, always use it in single-ended mode. The reference is from internal 1.2 V.

A pin or signal can be routed to the SAR ADC in three ways. Table 18-15 lists the methods to route temperature sensors to SAR ADC. Setting the MUX\_FW\_TEMP\_VPLUS bit (SAR\_MUX\_SWITCH0[17]) can enable the temperature sensor and connect its output to VPLUS of SAR ADC; clearing this bit disables temperature sensor by cutting its bias current.

Table 18-15. Route Temperature to SAR ADC

Control Methods	Setup
Sequencer	DIFFERENTIAL_EN = 0 (SAR_CHANx_CONFIG[8])  VREF_SEL = 0 (SAR_CTRL[6:4])  PORT_ADDR = 7 (SAR_CHANx_CONFIG[6:4])  PIN_ADDR = 0 (SAR_CHANx_CONFIG[2:0])  SWITCH_DISABLE = 0 (SAR_CTRL[30])  SAR_MUX_SWITCH0[16] = 1  SAR_MUX_SWITCH0[17] = 1  SAR_MUX_SWITCH_HW_CTRL[16]= 1  SAR_MUX_SWITCH_HW_CTRL[17]= 1
	NEG_SEL = 0 (SAR_CTRL [11:9]) override to 0 <sup>a</sup>
Firmware	DIFFERENTIAL_EN = 0 (SAR_CHANx_CONFIG[8])  VREF_SEL = 0 (SAR_CTRL[6:4])  SWITCH_DISABLE = 1 (SAR_CTRL[30])  SAR_MUX_SWITCH0[16] = 1  SAR_MUX_SWITCH0[17] = 1  SAR_MUX_SWITCH_HW_CTRL[16]= 0  SAR_MUX_SWITCH_HW_CTRL[17]= 0  NEG_SEL = 0 (SAR_CTRL [11:9]) override to 0 <sup>a</sup>

a. For temperature sensor, override NEL\_SEG (SAR\_CTRL [11:9]) to '0'.

230



## 18.4 Registers

SAR_CRIL         0x0000         1         32         Global configuration register Analog control register (Slobal configuration register)           SAR_SAMPLE_CTRL         0x0004         1         32         Global configuration register (Slobal configuration register)           SAR_SAMPLE_TIME01         0x0010         1         32         Global configuration register Sample time specification ST0 and ST1 (Slobal configuration register)           SAR_SAMPLE_TIME03         0x0014         1         32         Global configuration register Sample time specification ST0 and ST1 (Slobal configuration register)           SAR_RANGE_CHRES         0x0010         1         32         Global range detect threshold register           SAR_CHAN_EN         0x0000         1         32         Global range detect threshold register           SAR_CHAN_EN         0x0000         1         32         Start control register (from the channels)           SAR_CHAN_CONFIG         0x0000         8         32         Channel configuration register           SAR_CHAN_RESULT         0x0100         8         32         Channel working data register valid bits           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel result data register valid bits           SAR_STATUS         0x0200         1         32         Current averaging status (for debug) </th <th>Name</th> <th>Offset</th> <th>Qty.</th> <th>Width</th> <th>Description</th>	Name	Offset	Qty.	Width	Description		
SAR_SAMPLE_CTRL	SAR CTRI	020000	1	22	Global configuration register		
SAR_SAMPLE_CIRL         0x0004         1         36         Sample control register           SAR_SAMPLE_TIME01         0x0010         1         32         Global configuration register           SAR_SAMPLE_TIME23         0x0014         1         32         Global configuration register           SAR_RANGE_THRES         0x0016         1         32         Global range detect brooder register           SAR_RANGE_COND         0x0010         1         32         Global range detect mode register           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_CHAN_EN         0x0000         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_SATUS         0x0206         1         32         Channel working data register valid bits           SAR_INTR         0x0207         1 <t< td=""><td>SAR_CIRL</td><td>000000</td><td>!</td><td>32</td><td>Analog control register</td></t<>	SAR_CIRL	000000	!	32	Analog control register		
Sample control register   Sample control register	SAR SAMPLE CTRI	0x0004	1	32	Global configuration register		
SAR_SAMPLE_TIMEO1         0x0010         1         32         Sample time specification ST0 and ST1           SAR_SAMPLE_TIME23         0x0014         1         32         Global configuration register           SAR_RANGE_THRES         0x0018         1         32         Global range detect threshold register           SAR_RANGE_COND         0x0010         1         32         Global range detect mode register           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0200         1         32         Channel result data register valid bits           SAR_ANG_STAT         0x0200         1         32         Current satus of internal SAR registers (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_MASK         0x0216         1         32         Interrupt mask register           SAR_SATURATE_INTR	6, 11 <u>1</u> 2, 11 11 2 2 2 1 1 1 2	0,0001	·	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Sample control register		
Sample time specification ST0 and ST1   Sample time specification ST0 and ST1   SAR_SAMPLE_TIME23	SAR SAMPLE TIME01	0x0010	1	32			
SAR_SAMPLE_IIMES         0x0014         1         32         Sample time specification ST2 and ST3           SAR_RANGE_THRES         0x0018         1         32         Global range detect threshold register           SAR_RANGE_COND         0x0010         1         32         Global range detect threshold register           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_CHAN_EN         0x0020         1         32         Start control register (firmware trigger)           SAR_CHAN_WORK         0x0000         8         32         Channel working data register           SAR_CHAN_WORK_VALID         0x0100         8         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0200         1         32         Channel working data register valid bits           SAR_ANG_STAT         0x0200         1         32         Channel working data register valid bits           SAR_ANG_STAT         0x0200         1         32         Channel result data register valid bits           SAR_ANG_STAT         0x0200         1         32         Current status of internal SAR registers (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register							
SAR_RANGE_THRES         0x0018         1         32         Global range detect threshold register           SAR_RANGE_COND         0x0010         1         32         Global range detect mode register           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_START_CTRL         0x0024         1         32         Start control register (limware trigger)           SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel result data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0200         1         32         Channel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_INTR         0x0200         1         32         Current averaging status (for debug)           SAR_INTR_MASKED         0x0214         1         32         Interrupt request register           SAR	SAR_SAMPLE_TIME23	0x0014	1	32			
SAR_RANGE_COND         0x001C         1         32         Global range detect mode register           SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_START_CTRL         0x0024         1         32         Start control register (firmware trigger)           SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_WORK_VALID         0x0204         1         32         Channel working data register valid bits           SAR_STATUS         0x0204         1         32         Channel working data register valid bits           SAR_STATUS         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0206         1         32         Current status of internal SAR registers (for debug)           SAR_SATUR         0x0200         1         32         Current averaging status (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_MASKED	DAD DANCE TUDEO	0::0040	4	00			
SAR_CHAN_EN         0x0020         1         32         Enable bits for the channels           SAR_START_CTRL         0x0024         1         32         Start control register (firmware trigger)           SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0180         8         32         Channel working data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current satus of internal SAR registers (for debug)           SAR_SATURS         0x0200         1         32         Current satus of internal SAR registers (for debug)           SAR_INTR         0x0201         1         32         Current satus of internal SAR registers (for debug)           SAR_INTR         0x0201         1         32         Interrupt request register           SAR_INTR         0x0214         1         32         Interrupt set request register							
SAR_START_CTRL         0x0024         1         32         Start control register (firmware trigger)           SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_STATUS         0x0200         1         32         Current averaging status (for debug)           SAR_STATUS         0x0200         1         32         Current averaging status (for debug)           SAR_STATUS         0x02010         1         32         Interrupt request register           SAR_INTR         0x02010         1         32         Interrupt request register           SAR_INTR_MASK         0x0214         1         32         Interrupt masked request register: If the value is not zero, then the SAR interrupt signal to the NVIC is high. When read, this register           SAR_SATURATE_INTR_MASK         0x0224         1         32							
SAR_CHAN_CONFIG         0x0080         8         32         Channel configuration register           SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_RESULT         0x0180         8         32         Channel result data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Chrannel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Chrannel result data register valid bits           SAR_CHAN_RESULT_VALID         0x0206         1         32         Chrannel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0200         1         32         Chrannel working data register valid bits           SAR_CHANGE_INTR         0x0200         1         32         Current status of internal SAR register valid bits           SAR_INTR_MASK         0x0210         1         32         Interrupt request register           SAR_INTR_MASKED         0x0216         1         32         Interrupt mask register							
SAR_CHAN_WORK         0x0100         8         32         Channel working data register           SAR_CHAN_RESULT         0x0180         8         32         Channel result data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_ANG_STAT         0x0206         1         32         Current status of internal SAR registers (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_MASK         0x0214         1         32         Interrupt ser request register           SAR_INTR_MASK         0x0218         1         32         Interrupt mask register           SAR_SATURATE_INTR         0x0220         1         32         Saturate interrupt signal to the NVIC is high. When read, this register registers           SAR_SATURATE_INTR_MASK         0x0224         1         32         Saturate interrupt request register           SAR_SATURATE_INTR_MASK         0x0226         1         32         Saturate interrupt mask					1		
SAR_CHAN_RESULT         0x0180         8         32         Channel result data register           SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_AYG_STAT         0x0200         1         32         Current averaging status (for debug)           SAR_INTR         0x02010         1         32         Interrupt request register           SAR_INTR_MASK         0x0214         1         32         Interrupt sequest register           SAR_INTR_MASK         0x0218         1         32         Interrupt mask register           SAR_INTR_MASKED         0x0216         1         32         Interrupt mask register           SAR_SATURATE_INTR         0x0220         1         32         Saturate interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask register           SAR_SATURATE_INTR_MASK         0x0224         1         32         Saturate interrupt request register           SAR_SARJURATE_INTR_MASK         0x0220         1         32 </td <td></td> <td></td> <td></td> <td></td> <td></td>							
SAR_CHAN_WORK_VALID         0x0200         1         32         Channel working data register valid bits           SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_ANG_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_AYG_STAT         0x0200         1         32         Current averaging status (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_SET         0x0214         1         32         Interrupt request register           SAR_INTR_MASK         0x0218         1         32         Interrupt mask register           SAR_INTR_MASKED         0x0210         1         32         Saturate interrupt masked request register in the value is not zero, then the sake in th							
SAR_CHAN_RESULT_VALID         0x0204         1         32         Channel result data register valid bits           SAR_STATUS         0x0208         1         32         Current status of internal SAR registers (for debug)           SAR_AVG_STAT         0x020C         1         32         Current averaging status (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_MASK         0x0214         1         32         Interrupt set request register           SAR_INTR_MASK         0x0218         1         32         Interrupt masked request register: If the value is not zero, then the SAR interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask registers.           SAR_SATURATE_INTR         0x0220         1         32         Saturate interrupt request register.           SAR_SATURATE_INTR_MASK         0x0224         1         32         Saturate interrupt set request register.           SAR_SATURATE_INTR_MASK         0x0226         1         32         Saturate interrupt mask register.           SAR_RANGE_INTR         0x0220         1         32         Saturate interrupt masked request register.           SAR_RANGE_INTR_MASK         0x0230         1         32         Range detect interrupt masked request register					<del> </del>		
SAR_STATUS  0x0208  1 32  Current status of internal SAR registers (for debug)  SAR_AVG_STAT  0x020C  1 32  Current averaging status (for debug)  SAR_INTR  0x0210  1 32  Interrupt request register  SAR_INTR_SET  0x0214  1 32  Interrupt set request register  SAR_INTR_MASK  0x0218  1 32  Interrupt mask register  Interrupt masker request register: If the value is not zero, then the SAR_INTR_MASK  0x0216  1 32  Interrupt masked request register: If the value is not zero, then the SAR_INTR_MASKED  0x021C  1 32  Saturate interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask registers  SAR_SATURATE_INTR  0x0220  1 32  Saturate interrupt request register  SAR_SATURATE_INTR_MASK  0x0228  1 32  Saturate interrupt mask register  SAR_SATURATE_INTR_MASK  0x0228  1 32  Saturate interrupt maske register  SAR_SATURATE_INTR_MASK  0x0226  1 32  Saturate interrupt masked request register  SAR_RANGE_INTR  0x0230  1 32  Range detect interrupt request register  SAR_RANGE_INTR_MASK  0x0238  1 32  Range detect interrupt mask register  SAR_RANGE_INTR_MASK  0x0238  1 32  Range detect interrupt mask register  SAR_RANGE_INTR_MASK  0x0238  1 32  Range detect interrupt mask register  SAR_RANGE_INTR_MASK  0x0236  1 32  Range detect interrupt mask register  SAR_RANGE_INTR_MASK  0x0230  1 32  Range detect interrupt masked request register  SAR_RANGE_INTR_MASKED  0x0230  1 32  Range detect interrupt masked request register  SAR_INJ_CHAN_CONFIG  0x0230  1 32  Range interrupt masked request register  SAR_INJ_CHAN_CONFIG  0x0280  1 32  Injection channel configuration register  SAR_MUX_SWITCH_CLEAR0  0x0300  1 32  SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  0x0340  1 32  SARMUX SWITCH hardware control  SAR_MUX_SWITCH_STATUS  0x0348  1 32  SARMUX switch hardware control	SAR_CHAN_WORK_VALID						
SAR_AVG_STAT         0x020C         1         32         Current averaging status (for debug)           SAR_INTR         0x0210         1         32         Interrupt request register           SAR_INTR_SET         0x0214         1         32         Interrupt set request register           SAR_INTR_MASK         0x0218         1         32         Interrupt mask register           SAR_INTR_MASKED         0x021C         1         32         Interrupt mask register           SAR_INTR_MASKED         0x021C         1         32         Interrupt mask register           SAR_INTR_MASKED         0x0221         1         32         Saturate interrupt signal to the NVIC is high. When read, this register registers           SAR_SATURATE_INTR         0x0220         1         32         Saturate interrupt request register           SAR_SATURATE_INTR_MASK         0x0224         1         32         Saturate interrupt set request register           SAR_SATURATE_INTR_MASKED         0x0220         1         32         Saturate interrupt mask register           SAR_RANGE_INTR_MASKED         0x0230         1         32         Range detect interrupt masked request register           SAR_RANGE_INTR_MASK         0x0234         1         32         Range detect interrupt masked request register     <	SAR_CHAN_RESULT_VALID	0x0204	1		Channel result data register valid bits		
SAR_INTR    SAR_INTR_SET   SAR_INTR_MASK   SAR_INTR_MASKED   SAR_INTR_MASK   SAR_INTR_INTR_SET   SAR_INTR_MASK   SAR_INTR_INTR_MASK   SAR_INTR_INTR_MASK   SAR_INTR_INTR_MASK   SAR_INTR_INTR_MASK   SAR_INTR_INTR_INTR_INTR_INTR_INTR_INTR_INT	SAR_STATUS	0x0208	1	32	Current status of internal SAR registers (for debug)		
SAR_INTR_SET         0x0214         1         32         Interrupt set request register           SAR_INTR_MASK         0x0218         1         32         Interrupt mask register           SAR_INTR_MASKED         0x021C         1         32         Interrupt masked request register: If the value is not zero, then the SAR interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask register           SAR_SATURATE_INTR         0x0220         1         32         Saturate interrupt request register           SAR_SATURATE_INTR_MASK         0x0224         1         32         Saturate interrupt set request register           SAR_SATURATE_INTR_MASK         0x0228         1         32         Saturate interrupt mask register           SAR_SATURATE_INTR_MASKED         0x0220         1         32         Saturate interrupt mask register           SAR_RANGE_INTR         0x0230         1         32         Range detect interrupt masked request register           SAR_RANGE_INTR_MASK         0x0234         1         32         Range detect interrupt set request register           SAR_RANGE_INTR_MASKED         0x0234         1         32         Range detect interrupt mask register           SAR_RANGE_INTR_MASKED         0x0230         1         32         Range interrupt masked request registe	SAR_AVG_STAT	0x020C	1	32	Current averaging status (for debug)		
SAR_INTR_MASK 0x0218 1 32 Interrupt mask register  SAR_INTR_MASKED 0x021C 1 32 Interrupt mask register Interrupt masked request register: If the value is not zero, then the SAR_INTR_MASKED 1 32 Interrupt masked request register: If the value is not zero, then the SAR_INTR_MASKED 1 32 Saturate interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask registers  SAR_SATURATE_INTR 0x0220 1 32 Saturate interrupt request register  SAR_SATURATE_INTR_MASK 0x0228 1 32 Saturate interrupt mask register  SAR_SATURATE_INTR_MASKED 0x022C 1 32 Saturate interrupt masked request register  SAR_RANGE_INTR_MASKED 0x0230 1 32 Range detect interrupt request register  SAR_RANGE_INTR_SET 0x0234 1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASK 0x0238 1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASKED 0x023C 1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASKED 0x023C 1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASKED 0x023C 1 32 Range interrupt masked request register  SAR_IN_IN_CAUSE 0x0240 1 32 Interrupt cause register  SAR_IN_IN_CHAN_CONFIG 0x0280 1 32 Injection channel configuration register  SAR_IN_IN_RESULT 0x0290 1 32 Injection channel result register  SAR_MUX_SWITCHO 0x0300 1 32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEARO 0x0340 1 32 SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch satus	SAR_INTR	0x0210	1	32	Interrupt request register		
SAR_INTR_MASKED  0x021C  1  32  Interrupt masked request register: If the value is not zero, then the SAR interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask registers  SAR_SATURATE_INTR  0x0220  1  32  Saturate interrupt request register  SAR_SATURATE_INTR_SET  0x0224  1  32  Saturate interrupt set request register  SAR_SATURATE_INTR_MASK  0x0228  1  32  Saturate interrupt mask register  SAR_SATURATE_INTR_MASKED  0x022C  1  32  Saturate interrupt mask register  SAR_RANGE_INTR  0x0230  1  32  Range detect interrupt request register  SAR_RANGE_INTR_MASK  0x0238  1  32  Range detect interrupt set request register  SAR_RANGE_INTR_MASK  0x0238  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1  32  Range interrupt masked request register  SAR_INJ_CHAN_CONFIG  0x0280  1  32  Injection channel configuration register  SAR_INJ_CHAN_CONFIG  0x0290  1  32  Injection channel result register  SAR_MUX_SWITCH0  0x0300  1  32  SARMUX_SWITCH request register  SAR_MUX_SWITCH_CLEAR0  0x0304  1  32  SARMUX firmware switch control  SAR_MUX_SWITCH_HW_CTRL  0x034B  1  32  SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS  0x034B  1  32  SARMUX switch status	SAR_INTR_SET	0x0214	1	32	Interrupt set request register		
SAR_INTR_MASKED  0x021C  1 32 SAR interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask registers  SAR_SATURATE_INTR  0x0220  1 32 Saturate interrupt request register  SAR_SATURATE_INTR_SET  0x0224  1 32 Saturate interrupt set request register  SAR_SATURATE_INTR_MASK  0x0228  1 32 Saturate interrupt mask register  SAR_SATURATE_INTR_MASK  0x0220  1 32 Saturate interrupt mask register  SAR_SATURATE_INTR_MASKED  0x022C  1 32 Saturate interrupt masked request register  SAR_RANGE_INTR  0x0230  1 32 Range detect interrupt request register  SAR_RANGE_INTR_SET  0x0234  1 32 Range detect interrupt set request register  SAR_RANGE_INTR_MASK  0x0238  1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1 32 Range interrupt masked request register  SAR_RANGE_INTR_MASKED  0x023C  1 32 Range interrupt masked request register  SAR_INTR_CAUSE  0x0240  1 32 Interrupt cause register  SAR_INJ_CHAN_CONFIG  0x0280  1 32 Injection channel configuration register  SAR_INJ_RESULT  0x0290  1 32 Injection channel result register  SAR_MUX_SWITCH0  0x0300  1 32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  0x0340  1 32 SARMUX_SWITCH_HW_CTRL  0x0340  1 32 SARMUX_SWITCH hardware control  SAR_MUX_SWITCH_STATUS  0x0348  1 32 SARMUX switch status	SAR_INTR_MASK	0x0218	1	32	Interrupt mask register		
SAR_SATURATE_INTR_SET	SAR_INTR_MASKED	0x021C	1	32	SAR interrupt signal to the NVIC is high. When read, this register reflects a bit-wise AND between the interrupt request and mask		
SAR_SATURATE_INTR_MASK  Ox0228  1  32  Saturate interrupt mask register  SAR_SATURATE_INTR_MASKED  Ox022C  1  32  Saturate interrupt masked request register  SAR_RANGE_INTR  Ox0230  1  32  Range detect interrupt request register  SAR_RANGE_INTR_SET  Ox0234  1  32  Range detect interrupt set request register  SAR_RANGE_INTR_MASK  Ox0238  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASK  Ox0238  1  32  Range interrupt masked request register  SAR_RANGE_INTR_MASKED  Ox023C  1  32  Range interrupt masked request register  SASR_INTR_CAUSE  Ox0240  1  32  Interrupt cause register  SAR_INJ_CHAN_CONFIG  Ox0280  1  32  Injection channel configuration register  SAR_INJ_RESULT  Ox0290  1  32  Injection channel result register  SAR_MUX_SWITCH0  Ox0300  1  32  SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  Ox0304  1  32  SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL  Ox0340  1  32  SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS  Ox0348  1  32  SARMUX switch status	SAR_SATURATE_INTR	0x0220	1	32	Saturate interrupt request register		
SAR_SATURATE_INTR_MASKED 0x022C 1 32 Saturate interrupt masked request register  SAR_RANGE_INTR 0x0230 1 32 Range detect interrupt request register  SAR_RANGE_INTR_SET 0x0234 1 32 Range detect interrupt set request register  SAR_RANGE_INTR_MASK 0x0238 1 32 Range detect interrupt mask register  SAR_RANGE_INTR_MASK 0x023C 1 32 Range interrupt masked request register  SAR_RANGE_INTR_MASKED 0x023C 1 32 Range interrupt masked request register  SASR_INTR_CAUSE 0x0240 1 32 Interrupt cause register  SAR_INJ_CHAN_CONFIG 0x0280 1 32 Injection channel configuration register  SAR_INJ_RESULT 0x0290 1 32 Injection channel result register  SAR_MUX_SWITCH0 0x0300 1 32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0 0x0304 1 32 SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status	SAR_SATURATE_INTR_SET	0x0224	1	32	Saturate interrupt set request register		
SAR_RANGE_INTR	SAR_SATURATE_INTR_MASK	0x0228	1	32	Saturate interrupt mask register		
SAR_RANGE_INTR_SET  0x0234  1  32  Range detect interrupt set request register  SAR_RANGE_INTR_MASK  0x0238  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1  32  Range interrupt masked request register  SASR_INTR_CAUSE  0x0240  1  32  Interrupt cause register  SAR_INJ_CHAN_CONFIG  0x0280  1  32  Injection channel configuration register  SAR_INJ_RESULT  0x0290  1  32  Injection channel result register  SAR_MUX_SWITCH0  0x0300  1  32  SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  0x0304  1  32  SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL  0x0340  1  32  SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS  0x0348  1  32  SARMUX switch status	SAR_SATURATE_INTR_MASKED	0x022C	1	32	Saturate interrupt masked request register		
SAR_RANGE_INTR_MASK  0x0238  1  32  Range detect interrupt mask register  SAR_RANGE_INTR_MASKED  0x023C  1  32  Range interrupt masked request register  SASR_INTR_CAUSE  0x0240  1  32  Interrupt cause register  SAR_INJ_CHAN_CONFIG  0x0280  1  32  Injection channel configuration register  SAR_INJ_RESULT  0x0290  1  32  Injection channel result register  SAR_MUX_SWITCH0  0x0300  1  32  SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  0x0304  1  32  SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL  0x0340  1  32  SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS  0x0348  1  32  SARMUX switch status	SAR_RANGE_INTR	0x0230	1	32	Range detect interrupt request register		
SAR_RANGE_INTR_MASKED 0x023C 1 32 Range interrupt masked request register  SASR_INTR_CAUSE 0x0240 1 32 Interrupt cause register  SAR_INJ_CHAN_CONFIG 0x0280 1 32 Injection channel configuration register  SAR_INJ_RESULT 0x0290 1 32 Injection channel result register  SAR_MUX_SWITCH0 0x0300 1 32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0 0x0304 1 32 SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status	SAR_RANGE_INTR_SET	0x0234	1	32	Range detect interrupt set request register		
SASR_INTR_CAUSE  0x0240  1  32 Interrupt cause register  SAR_INJ_CHAN_CONFIG  0x0280  1  32 Injection channel configuration register  SAR_INJ_RESULT  0x0290  1  32 Injection channel result register  SAR_MUX_SWITCH0  0x0300  1  32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0  0x0304  1  32 SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL  0x0340  1  32 SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS  0x0348  1  32 SARMUX switch status	SAR_RANGE_INTR_MASK	0x0238	1	32	Range detect interrupt mask register		
SAR_INJ_CHAN_CONFIG 0x0280 1 32 Injection channel configuration register  SAR_INJ_RESULT 0x0290 1 32 Injection channel result register  SAR_MUX_SWITCH0 0x0300 1 32 SARMUX firmware switch controls  SAR_MUX_SWITCH_CLEAR0 0x0304 1 32 SARMUX firmware switch control clear  SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control  SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status	SAR_RANGE_INTR_MASKED	0x023C	1	32	Range interrupt masked request register		
SAR_INJ_RESULT         0x0290         1         32         Injection channel result register           SAR_MUX_SWITCH0         0x0300         1         32         SARMUX firmware switch controls           SAR_MUX_SWITCH_CLEAR0         0x0304         1         32         SARMUX firmware switch control clear           SAR_MUX_SWITCH_HW_CTRL         0x0340         1         32         SARMUX switch hardware control           SAR_MUX_SWITCH_STATUS         0x0348         1         32         SARMUX switch status	SASR_INTR_CAUSE	0x0240	1	32	Interrupt cause register		
SAR_MUX_SWITCH0         0x0300         1         32         SARMUX firmware switch controls           SAR_MUX_SWITCH_CLEAR0         0x0304         1         32         SARMUX firmware switch control clear           SAR_MUX_SWITCH_HW_CTRL         0x0340         1         32         SARMUX switch hardware control           SAR_MUX_SWITCH_STATUS         0x0348         1         32         SARMUX switch status	SAR_INJ_CHAN_CONFIG	0x0280	1	32	Injection channel configuration register		
SAR_MUX_SWITCH0         0x0300         1         32         SARMUX firmware switch controls           SAR_MUX_SWITCH_CLEAR0         0x0304         1         32         SARMUX firmware switch control clear           SAR_MUX_SWITCH_HW_CTRL         0x0340         1         32         SARMUX switch hardware control           SAR_MUX_SWITCH_STATUS         0x0348         1         32         SARMUX switch status	SAR_INJ_RESULT	0x0290	1	32	Injection channel result register		
SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status		0x0300	1	32	SARMUX firmware switch controls		
SAR_MUX_SWITCH_HW_CTRL 0x0340 1 32 SARMUX switch hardware control SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status	SAR_MUX_SWITCH_CLEAR0	0x0304	1	32	SARMUX firmware switch control clear		
SAR_MUX_SWITCH_STATUS 0x0348 1 32 SARMUX switch status		0x0340	1	32	SARMUX switch hardware control		
	SAR_MUX_SWITCH_STATUS	0x0348	1	32			
			1	32	Switch pump control		



# 19. Low-Power Comparator



PSoC<sup>®</sup> 4 devices have two low-power comparators. These comparators can perform fast analog signal comparison in all system power modes. Refer to the Power Modes chapter on page 101 for details on various device power modes. The positive and negative inputs can be connected to dedicated GPIO pins or to AMUXBUS-A/AMUXBUS-B. The comparator output can be read by the CPU through a status register, used as an interrupt or wakeup source or routed to a GPIO.

## 19.1 Features

PSoC 4 comparators have the following features:

- Configurable positive and negative inputs
- Programmable power and speed
- Ultra low-power mode support (<4 µA)
- Optional 10-mV input hysteresis
- Low-input offset voltage (<4 mV after trim)
- Wakeup source in Deep-Sleep mode



## 19.2 Block Diagram

Figure 19-1 shows the block diagram for the low-power comparator.

**MMIO** Registers Sync Sync Sync Active Power Domain ntr\_comp2 힐 Edge I/O pad Interrupt Generation Falling, Rising, both Intr\_clr Comparator 1 Edge Detecto DeepSleep Power Domai AMUXBUS\_A 🚗 Û Sync --> <To MMIO Registers AMUXBUS\_B Active Power Domai MMIO interface signals Comparator related signals Signal connection to HSIOM

Figure 19-1. Low-Power Comparator Block Diagram

## 19.3 How It Works

The following sections describe the operation of the PSoC 4 low-power comparator, including input configuration, power and speed mode, output and interrupt configuration, hysteresis, wake up from low-power modes, comparator clock, and offset trim.

## 19.3.1 Input Configuration

Inputs to the comparators can be as follows:

- Both positive and negative inputs from dedicated input pins.
- Both positive and negative inputs from any pin through AMUXBUS (not available in Deep-Sleep mode).
- One input from an external pin and another input from an internally-generated signal. Both inputs can be connected to either positive or negative inputs of the comparator. The internally-generated signal is connected to the comparator input through the analog AMUXBUS.

Both positive and negative inputs from internally-generated signals. The internally-generated signals are connected to the comparator input through AMUXBUS-A/AMUXBUS-B.

From Figure 19-1, note that P0.0 and P0.1 connect to positive and negative inputs of Comparator 0; P0.2 and P0.3 connect to the inputs of Comparator 1. Also, note that the AMUXBUS nets do not have a direct connection to the comparator inputs. Therefore, the comparator connection is routed to the AMUXBUS nets through the corresponding input pin. These input pins will not be available for other purposes when using AMUXBUS for comparator connections. They should be left open in designs that use AMUXBUS for comparator input connection. Note that AMUXBUS connections are not available in Deep-Sleep mode. If Deep-Sleep operation is required, the low-power comparator must be connected to the dedicated pins. This restriction also includes routing of any internally-generated signal, which uses the AMUXBUS for the connection. See the I/O System chapter on page 65 for more details on connecting



the GPIO to AMUXBUS A/B or setting up the GPIO for comparator input.

## 19.3.2 Output and Interrupt Configuration

The output of Comparator0 and Comparator1 are available in the OUT1 bit [6] and OUT2 bit [14], respectively, in the LPCOMP\_CONFIG register (Table 19-1). The comparator outputs are synchronized to SYSCLK before latching them to the OUTx bits in the LPCOMP\_CONFIG register. The output of each comparator is connected to a corresponding edge detector block. This block determines the edge that triggers the interrupt. The edge selection and interrupt enable is configured using the INTTYPE1 bits [5:4] and INTTYPE2 bits [13:12] in the LPCOMP\_CONFIG register. Using the INTTYPEx bits, the interrupt type can be selected to disabled, rising edge, falling edge, or both edges, as described in Table 19-1.

Each comparator's output can be routed directly to a GPIO pin through the HSIOM. The comparator outputs are available as Deep-Sleep source 2 connection in the HSIOM. See High-Speed I/O Matrix on page 70 for details on HSIOM. For details on the pins that support the low-power comparator output, refer to the PSoC 4100S datasheet and PSoC 4100S Plus datasheet. The output on these pins are direct output from the comparator and are not synchronized. Because they act as Deep-Sleep source for the pins, the comparator output is available in Deep-Sleep power mode as well.

During an edge event, the comparator will trigger an interrupt (intr\_comp1/intr\_comp2 signals in Figure 19-1). The interrupt request is registered in the COMP1 bit [0] and

COMP2 bit [1] of the LPCOMP INTR register for Comparator0 and Comparator1, respectively. Both Comparator0 and Comparator1 share a common interrupt (comp intr signal in Figure 19-1), which is a logical OR of the two interrupts and mapped as the low-power comparator block's interrupt in the CPU NVIC. Refer to the Interrupts chapter on page 53 for details. If both the comparators are used in a design, the COMP1 and/or COMP2 bits of the LPCOMP INTR register need to be read in the interrupt service routine to know which one triggered the inter-COMP1 MASK rupt. Alternatively. bit COMP2 MASK bit [1] of the LPCOMP INTR MASK register can be used to mask the Comparator0 and Comparator1 interrupts to the CPU. Only the masked interrupts will be serviced by the CPU. After the interrupt is processed, the interrupt should be cleared by writing a '1' to the COMP1 and COMP2 bits of the LPCOMP\_INTR register in firmware. If the interrupt is not cleared, the next compare event will not trigger an interrupt and the CPU will not be able to process the event..

The LPCOMP interrupt (comp1\_intr/comp2\_intr) is synchronous with SYSCLK. Clearing comp1\_intr/comp2\_intr are all synchronous.

LPCOMP\_INTR\_SET register bits [1:0] can be used to assert an interrupt for software debugging.

In Deep-Sleep mode, the wakeup interrupt controller (WIC) can be activated by a comparator edge event, which then wakes up the CPU. Thus, the LPCOMP has the capability to monitor a specified signal in low-power modes.

Table 19-1. Output and Interrupt Configuration in LPCOMP CONFIG Register

Register[Bit_Pos]	Bit_Name	Description
LPCOMP_CONFIG[6]	OUT1	Current/Instantaneous output value of Comparator0
LPCOMP_CONFIG[14]	OUT2	Current/Instantaneous output value of Comparator1
		Sets on which edge Comparator0 will trigger an IRQ
		00: Disabled
LPCOMP_CONFIG[5:4]	INTTYPE1	01: Rising Edge
		10: Falling Edge
		11: Both rising and falling edges
		Sets on which edge Comparator1 will trigger an IRQ
		00: Disabled
LPCOMP_CONFIG[13:12]	INTTYPE2	01: Rising Edge
		10: Falling Edge
		11: Both rising and falling edges
LPCOMP_INTR[0]	COMP1	Comparator0 Interrupt: hardware sets this interrupt when Comparator0 triggers. Write a '1'
		to clear the interrupt
LPCOMP_INTR[1]	COMP2	Comparator2 Interrupt: hardware sets this interrupt when Comparator1 triggers. Write a '1' to clear the interrupt
LPCOMP_INTR_SET[0]	COMP1	Write a '1' to trigger the software interrupt for Comparator0
LPCOMP_INTR_SET[1]	COMP2	Write a 1 to trigger the software interrupt for Comparator1



#### 19.3.3 Power Mode and Speed Configuration

The low-power comparators can operate in three power modes:

- Fast
- Slow
- Ultra low-power

The power or speed setting for Comparator0 is configured using MODE1 bits [1:0] in the LPCOMP CONFIG register. The power or speed setting for Comparator1 is configured using MODE2 bits [9:8] in the same register. The power consumption and response time vary depending on the selected power mode; power consumption is highest in fast mode and lowest in ultra-low-power mode, response time is fastest in fast mode and slowest in ultra-low-power mode. Refer to the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for specifications for the response time and power consumption for various power settings.

The comparators are enabled/disabled using ENABLE1 bit [7] and ENABLE2 bit [15] in the LPCOMP CONFIG register, as described in Table 19-2.

Note The output of the comparator may glitch when the power mode is changed while comparator is enabled. To avoid this, disable the comparator before changing the power mode.

Table 19-2. Comparator Power Mode Selection Bits MODE1 and MODE2

Register[Bit_Pos]	Bit_Name	e Description	
		Compartor0 power mode selection	
LPCOMP CONFIG[1:0]	MODE1	00: Slow operating mode (uses less power)	
LECOME_CONFIG[1.0]	MODET	01: Fast operating mode (uses more power)	
		10: Ultra low-power operating mode (uses lowest possible power)	
		Compartor1 power mode selection	
L DCOMP, CONFICIO:01	MODE2	00: Slow operating mode (uses less power)	
LPCOMP_CONFIG[9:8]	MODEZ	01: Fast operating mode (uses more power)	
		10: Ultra low-power operating mode (uses lowest possible power)	
		Comparator0 enable bit	
LPCOMP_CONFIG[7]	ENABLE1	0: Disables Comparator0	
		1: Enables Comparator0	
		Comparator1 enable bit	
LPCOMP_CONFIG[15]	ENABLE2	0: Disables Comparator1	
		1: Enables Comparator1	

#### 19.3.4 Hysteresis

For applications that compare signals close to each other and slow changing signals, hysteresis helps to avoid oscillations at the comparator output when the signals are noisy. For such applications, a fixed 10-mV hysteresis may be enabled in the comparator block.

The 10-mV hysteresis level is enabled/disabled by using the HYST1 bit [2] and HYST2 bit [10] in the LPCOMP CONFIG register, as described in Table 19-3.



Table 19-3.	Hysteresis	Control Bits	HYST1	and HYST2
1able 13-3.	1113151533	COLLIO DIG	111011	anunioiz

Register[Bit_Pos] Bit_Name		Description
		Enable/Disable 10 mV hysteresis to Comparator0
LPCOMP_CONFIG[2]	HYST1	- 0: Enable Hysteresis
		- 1: Disable Hysteresis
		Enable/Disable 10 mV hysteresis to Comparator1
LPCOMP_CONFIG[10]	HYST2	- 0: Enable Hysteresis
		- 1: Disable Hysteresis

## 19.3.5 Wakeup from Low-Power Modes

The comparator is operational in the device's low-power modes, including Sleep and Deep-Sleep modes. The comparator output interrupt can wake the device from Sleep and Deep-Sleep modes. The comparator should be enabled in the LPCOMP\_CONFIG register, the INTTYPEx bits in the LPCOMP\_CONFIG register should not be set to disabled, and the INTR\_MASKx bit should be set in the LPCOMP\_INTR\_MASK register for the corresponding comparator to wake the device from low-power modes. Comparisons involving AMUXBUS connections are not available in DeepSleep mode.

In the Deep-Sleep power mode, a compare event on either Comparator0 or Comparator1 output will generate a wakeup interrupt. The INTTYPEx bits in the LPCOMP\_CONFIG register should be configured, as required, for the corresponding comparator to wake the device from low-power modes. The mask bits in the LPCOMP\_INTR\_MASK register is used to select whether one or both of the comparator's interrupt is serviced by the CPU.

## 19.3.6 Comparator Clock

The comparator uses the system main clock SYSCLK as the clock for interrupt synchronization.

### 19.3.7 Offset Trim

The comparator offset is trimmed at the factory to less than 4.0 mV. The trim is a two-step process, trimmed first at common mode voltage equal to 0.1 V, then at common mode voltage equal to  $V_{DD}$ –0.1 V. Offset voltage is guaranteed to be less than 10.0 mV over the input voltage range of 0.1 V to  $V_{DD}$ –0.1 V. For normal operation, further adjustment of trim values is not recommended.

If a tighter trim is required at a specific input common mode voltage, a trim may be performed at the desired input common mode voltage. The comparator offset trim is performed using the LPCOMP\_TRIM1/2/3/4 registers. LPCOMP\_TRIM1 and LPCOMP\_TRIM2 are used to trim comparator 0. LPCOMP\_TRIM3 and LPCOMP\_TRIM4 are used to trim comparator 1. The bit fields that change the trim values are TRIMA bits [4:0] in LPCOMP\_TRIM1 and LPCOMP\_TRIM3, and TRIMB bits [3:0] in LPCOMP\_TRIM2 and LPCOMP\_TRIM4. TRIMA bits are used to coarse tune

the offset; TRIMB bits are used to fine tune. The use of TRIMB bits for offset correction is restricted to slow mode of comparator operation.

Any standard comparator offset trim procedure can be used to perform the trimming. The following method can be used to improve the offset at a given reference/common mode voltage input.

- Short the comparator inputs externally and connect the voltage reference, V<sub>ref</sub>, to the input.
- Set up the comparator for comparison, turn off hysteresis, and check the output.
- If the output is high, the offset is positive. Otherwise, the offset is negative. Follow these steps to tune the offset:
  - a. Tune the TRIMA bits[4:0] until the output switches direction. TRIMA bits[3:0] control the amount of offset and TRIMA bit[4] controls the polarity of offset ('1' indicates positive offset and '0' indicates negative offset).
  - b. When the tuning of TRIMA bits is complete, tune the TRIMB bits[3:0] until the output switches direction again. The TRIMB bit tuning is valid only for slow mode of comparator operation. TRIMB bit[3] controls the polarity of offset. Increasing TRIMB bits [2:0] reduces the offset.
  - c. After completing step 3-b, the values available in the TRIMA and TRIMB bits will be the closest possible trim value for that particular V<sub>ref</sub>.



## 19.4 Register Summary

Table 19-4. Low-Power Comparator Register Summary

Register	Function				
LPCOMP_ID	Includes the information of LPCOMP controller ID and revision number				
LPCOMP_CONFIG	LPCOMP configuration register				
LPCOMP_INTR	LPCOMP interrupt register				
LPCOMP_INTR_SET	LPCOMP interrupt set register				
LPCOMP_INTR_MASK	LPCOMP interrupt request mask register				
LPCOMP_INTR_MASKED	LPCOMP masked interrupt output register				
LPCOMP_TRIM1	Trim fields for comparator 0				
LPCOMP_TRIM2	Trim fields for comparator 0				
LPCOMP_TRIM3	Trim fields for comparator 1				
LPCOMP_TRIM4	Trim fields for comparator 1				

238

## 20. LCD Direct Drive



The PSoC® 4 Liquid Crystal Display (LCD) drive system is a highly configurable peripheral that allows the PSoC device to directly drive STN and TN segment LCDs.

## 20.1 Features

The PSoC 4 LCD segment drive block has the following features:

- Supports up to 28 segments and eight commons in PSoC 4100S and 49 segments and eight commons in PSoC 4100S
   Plus
- Supports Type A (standard) and Type B (low-power) drive waveforms
- Any GPIO can be configured as a common or segment
- Supports five drive methods:
  - Digital correlation
  - □ PWM at 1/2 bias
  - □ PWM at 1/3 bias
  - □ PWM at 1/4 bias
  - □ PWM at 1/5 bias
- Ability to drive 3-V displays from 1.8 V V<sub>DD</sub> in Digital Correlation mode
- Operates in active, sleep, and deep-sleep modes
- Digital contrast control

## 20.2 LCD Segment Drive Overview

A segmented LCD panel has the liquid crystal material between two sets of electrodes and various polarization and reflector layers. The two electrodes of an individual segment are called commons (COM) or backplanes and segment electrodes (SEG). From an electrical perspective, an LCD segment can be considered as a capacitive load; the COM/SEG electrodes can be considered as the rows and columns in a matrix of segments. The opacity of an LCD segment is controlled by varying the root-mean-square (RMS) voltage across the corresponding COM/SEG pair.

The following terms/voltages are used in this chapter to describe LCD drive:

- V<sub>RMSOFF</sub>: The voltage that the LCD driver can realize on segments that are intended to be off.
- V<sub>RMSON</sub>: The voltage that the LCD driver can realize on segments that are intended to be on.
- **Discrimination Ratio (D)**: The ratio of V<sub>RMSON</sub> and V<sub>RMSOFF</sub> that the LCD driver can realize. This depends on the type of waveforms applied to the LCD panel. Higher discrimination ratio results in higher contrast.

Liquid crystal material does not tolerate long term exposure to DC voltage. Therefore, any waveforms applied to the panel must produce a 0-V DC component on every segment (on or off). Typically, LCD drivers apply waveforms to the COM and SEG electrodes that are generated by switching between multiple voltages. The following terms are used to define these waveforms:

- **Duty**: A driver is said to operate in 1/M duty when it drives 'M' number of COM electrodes. Each COM electrode is effectively driven 1/M of the time.
- Bias: A driver is said to use 1/B bias when its waveforms use voltage steps of (1/B) × VDRV. VDRV is the highest drive voltage in the system (equals to V<sub>DD</sub> in PSoC 4). PSoC 4 supports 1/2, 1/3, 1/4, and 1/5 biases in PWM drive modes.



■ Frame: A frame is the length of time required to drive all the segments. During a frame, the driver cycles through the commons in sequence. All segments receive 0-V DC (but non-zero RMS voltage) when measured over the entire frame.

PSoC 4 supports two different types of drive waveforms in all drive modes. These are:

- Type-A Waveform: In this type of waveform, the driver structures a frame into M sub-frames. 'M' is the number of COM electrodes. Each COM is addressed only once during a frame. For example, COM[i] is addressed in sub-frame i.
- **Type-B Waveform**: The driver structures a frame into 2M sub-frames. The two sub-frames are inverses of each other. Each COM is addressed twice during a frame. For example, COM[i] is addressed in sub-frames i and M+i. Type-B waveforms are slightly more power efficient because it contains fewer transitions per frame.

## 20.2.1 Drive Modes

PSoC 4 supports the following drive modes.

- PWM drive at 1/2 bias
- PWM drive at 1/3 bias
- PWM drive at 1/4 bias with high-frequency clock input
- PWM drive at 1/5 bias with high-frequency clock input
- Digital correlation

### 20.2.1.1 PWM Drive

In PWM drive mode, multi-voltage drive signals are generated using a PWM output signal together with the intrinsic resistance and capacitance of the LCD. Figure 20-1 illustrates this.




Figure 20-1. PWM Drive (at 1/3 Bias)

The output waveform of the drive electronics is a PWM waveform. With the Indium Tin Oxide (ITO) panel resistance and the segment capacitance to filter the PWM, the voltage across the LCD segment is an analog voltage, as shown in Figure 20-1. This figure illustrates the generation of a 1/3 bias waveform (four commons and voltage steps of  $V_{DD}/3$ ).


The PWM is derived from either ILO (32 kHz, low-speed operation) or IMO (high-speed operation). The generated analog voltage typically runs at very low frequency (~ 50 Hz) for segment LCD driving.



Figure 20-2 and Figure 20-3 illustrate the Type A and Type B waveforms for COM and SEG electrodes for 1/2 bias and 1/4 duty. Only COM0/COM1 and SEG0/SEG1 are drawn for demonstration purpose. Similarly, Figure 20-4 and Figure 20-5 illustrate the Type A and Type B waveforms for COM and SEG electrodes for 1/3 bias and 1/4 duty.

Figure 20-2. PWM1/2 Type-A Waveform Example

One 'Frame' of Type A Waveform (addresses all segments once)



Resulting voltage across segments







Figure 20-3. PWM1/2 Type-B Waveform Example

# One 'Frame' of Type B Waveform (addresses all segments twice)



## Resulting voltage across segments $(V_{DC} = 0)$







Figure 20-4. PWM1/3 Type-A Waveform Example

## One 'Frame' of Type A Waveform (addresses all segments once)



## Resulting voltage across segments








Figure 20-5. PWM1/3 Type-B Waveform Example

## One 'Frame' of Type B Waveform (addresses all segments twice)



## Resulting voltage across segments





The effective RMS voltage for ON and OFF segments can be calculated easily using these equations:

$$V \\ RMS(OFF) = \sqrt{\frac{2(B-2)^2 + 2(M-1)}{2M}} x \left(\frac{V_{DRV}}{B}\right)$$

Equation 20-1

$$V \\ RMS(ON) = \sqrt{\frac{2B^2 + 2(M-1)}{2M}} x \left(\frac{V_{DRV}}{B}\right)$$

**Equation 20-2** 

Where B is the bias and M is the duty (number of COMs).

For example, if the number of COMs is four, the resulting discrimination ratios (D) for 1/2 and 1/3 biases are 1.528 and 1.732, respectively. 1/3 bias offers better discrimination ratio in two and three COM drives also. Therefore, 1/3 bias offers better contrast than 1/2 bias and is recommended for most applications. 1/4 and 1/5 biases are available only in high-speed operation of the LCD. They offer better discrimination ratio especially when used with high COM designs (more than four COMs).

When the low-speed operation of LCD is used, the PWM signal is derived from the ILO. To drive a low-capacitance display with acceptable ripple and rise/fall times using a 32-kHz PWM, additional external series resistances of 100 k-1 M $\Omega$  should be used. External resistors are not required for PWM frequencies greater than ~1 MHz. The ideal PWM frequency depends on the capacitance of the display and the internal ITO resistance of the ITO routing traces.

The 1/2 bias mode has the advantage that PWM is only required on the COM signals; the SEG signals use only logic levels, as shown in Figure 20-2 and Figure 20-3.


## 20.2.1.2 Digital Correlation

The digital correlation mode, instead of generating bias voltages between the rails, takes advantage of the characteristic of LCDs that the contrast of LCD segments is determined by the RMS voltage across the segments. In this approach, the correlation coefficient between any given pair of COM and SEG signals determines whether the corresponding LCD segment is on or off. Thus, by doubling the base drive frequency of the COM signals in their inactive sub-frame intervals, the phase relationship of the COM and SEG drive signals can be varied to turn segments on and off. This is different from varying the DC levels of the signals as in the PWM drive approach. Figure 20-8 and Figure 20-9 are example waveforms that illustrate the principles of operation.



Figure 20-6. Digital Correlation Type-A Waveform

One 'Frame' of Type A Waveform (addresses all segments once)



## Resulting voltage across segments








Figure 20-7. Digital Correlation Type-B Waveform

One 'Frame' of Type B Waveform (addresses all segments twice)



## Resulting voltage across segments $(V_{DC} = 0)$





The RMS voltage applied to on and off segments can be calculated as follows:

$$V RMS(OFF) = \sqrt{\frac{(M-1)}{2M}} x(V_{DD})$$

$$V \\ RMS(OFF) = \sqrt{\frac{(M-1)}{2M}}x(V_{DD})$$
 
$$V \\ RMS(ON) = \sqrt{\frac{2+(M-1)}{2M}}x(V_{DD})$$

Where B is the bias and M is the duty (number of COMs). This leads to a discrimination ratio (D) of 1.291 for four COMs. Digital correlation mode also has the ability to drive 3-V displays from 1.8-V V<sub>DD</sub>.

#### 20.2.2 Recommended Usage of Drive Modes

The PWM drive mode has higher discrimination ratios compared to the digital correlation mode, as explained in 20.2.1.1 PWM Drive and 20.2.1.2 Digital Correlation. Therefore, the contrast in digital correlation method is lower than PWM method but digital correlation has lower power consumption because its waveforms toggle at low frequencies.

The digital correlation mode creates reduced, but acceptable contrast on TN displays, but no noticeable difference in contrast or viewing angle on higher contrast STN displays. Because each mode has strengths and weaknesses, recommended usage is as follows.


Table 20-1. Recommended Usage of Drive Modes

Display Type	Deep-Sleep Mode   Sleep/Active Mode		Notes			
Four COM TN Glass	Digital correlation	PWM 1/3 bias	Firmware must switch between LCD drive modes before going to deep sleep or waking up.			
Four COM STN Glass	Digital correlation		No contrast advantage for PWM drive with STN glass.			
Eight COM, STN	Not supported	PWM 1/4 bias and 1/5 bias	Supported only in the high-speed LCD mode. The low-speed clock is not fast enough to make the PWM work at high multiplex ratios.			

#### 20.2.3 **Digital Contrast Control**

In all drive modes, digital contrast control can be used to change the contrast level of the segments. This method reduces contrast by reducing the driving time of the segments. This is done by inserting a 'Dead-Time' interval after each frame. During dead time, all COM and SEG signals are driven to a logic 1 state. The dead time can be controlled in fine resolution. Figure 20-8 illustrates the dead-time contrast control method for 1/3 bias and 1/4 duty implementation.

Figure 20-8. Dead-Time' Contrast Control



248



## 20.3 Block Diagram

High Speed (HS) LCD Master Generator High Frequency Clock **HS COM Signals HS SEG Signals** AHB COM interface LCD com[0] Signals HSIO HS Sub Frame Data LCD seg[0] Matrix Active SEG Power Domain Signals Multiplexe DeepSleep Low Speed (LS) Power Domain LCD Master LCD com[1] Sub Frame HSIO LS COM Signals LCD seg[1] Data Matrix LS SEG Signals LCD Low Frequency Clock LS Sub Frame Data LCD Mode (HS/LS) Config&Control Registers Display Data [0] LCD com[n] Display Display Data [1] HSIO Data LCD seg[n] Registers Display Data [n]

Figure 20-9. Block Diagram of LCD Direct Drive System

## 20.3.1 How it Works

The LCD controller block contains two generators; one with a high-speed clock source HFCLK and the other with a low-speed clock source derived from the ILO. These are called high-speed LCD master generator and low-speed LCD master generator, respectively. Both the generators support PWM and digital correlation drive modes. PWM drive mode with low-speed generator requires external resistors, as explained in PWM Drive on page 240.

The multiplexer selects one of these two generator outputs to drive LCD, as configured by the firmware. The LCD pin logic block routes the COM and SEG outputs from the generators to the corresponding I/O matrices. Any GPIO can be used as either COM or SEG. This configurable pin assignment for COM or SEG is implemented in GPIO and I/O matrix; see High-Speed I/O Matrix on page 70. These two generators share the same configuration registers. These memory mapped I/O registers are connected to the system bus (AHB) using an AHB interface.

The LCD controller works in three device power modes: active, sleep, and deep-sleep. High-speed operation is supported in active and sleep modes. Low-speed operation is supported in active, sleep, and deep-sleep modes. The LCD controller is unpowered in hibernate and stop modes.

# 20.3.2 High-Speed and Low-Speed Master Generators

The high-speed and low-speed master generators are similar to each other. The only exception is that the high-speed version has larger frequency dividers to generate the frame and sub-frame periods. This is because the clock of the high-speed block (HFCLK) is derived from the IMO, which is typically at 30 to 100 times the frequency of the ILO clock fed to the low-speed block. The high-speed generator is in the active power domain and the low-speed generator is in the deep-sleep power domain. A single set of configuration registers is provided to control both high-speed and low-speed blocks. Each master generator has the following features and characteristics:

- Register bit configuring the block for either Type A or Type B drive waveforms (LCD\_MODE bit in LCD\_CONTROL register).
- Register bits to select the number of COMs (COM\_NUM field in LCD\_CONTROL register). The available values are 2, 3, and 4.
- Operating mode configuration bits enabled to select one of the following:
  - Digital correlation
  - □ PWM 1/2 bias



- □ PWM 1/3 bias
- PWM 1/4 bias (not supported in low-speed generator)
- PWM 1/5 bias (not supported in low-speed generator)
- Off/disabled. Typically, one of the two generators will be configured to be Off

OP\_MODE and BIAS fields in LCD\_CONTROL bits select the drive mode.

- A counter to generate the sub-frame timing. The SUBFR\_DIV field in the LCD\_DIVIDER register determines the duration of each sub-frame. If the divide value written into this counter is C, the sub-frame period is 4 × (C+1). The low-speed generator has an 8-bit counter. This counter generates a maximum half sub-frame period of 8 ms from the ILO clock. The high-speed generator has a 16-bit counter.
- A counter to generate the dead time period. These counters have the same number of bits as the sub-frame period counters and use the same clocks. DEAD\_DIV field in the LCD\_DIVIDER register controls the dead time period.

## 20.3.3 Multiplexer and LCD Pin Logic

The multiplexer selects the output signals of either highspeed or low-speed master generator blocks and feeds it to the LCD pin logic. This selection is controlled by the configuration and control register. The LCD pin logic uses the subframe signal from the multiplexer to choose the display data. This pin logic will be replicated for each LCD pin.

## 20.3.4 Display Data Registers

Each LCD segment pin is part of an LCD port with its own display data register, LCD DATAnx. The device has eight such LCD ports. Note that these ports are not real pin ports but the ports/connections available in the LCD hardware for mapping the segments to commons. Each LCD segment configured is considered as a pin in these LCD ports. The LCD DATAnx registers are 32-bit wide and store the ON/ OFF data for all SEG-COM combination enabled in the design. LCD DATA0x holds SEG-COM data for COM0 to COM3 and LCD\_DATA1x holds SEG-COM data for COM4 to COM7. The bits [4i+3:4i] (where 'i' is the pin number) of each LCD DATA0x register represent the ON/OFF data for Pin[i] in Port[x] and COM[3,2,1,0] combinations, as shown in Table 20-2. The LCD DATAnx register should be programmed according to the display data of each frame. The display data registers are Memory Mapped I/O (MMIO) and accessed through the AHB slave interface.

Table 20-2. SEG-COM Mapping in LCD\_DATA0x Registers (each SEG is a pin of the LCD port)

	BITS[31:28] = PIN_7[3:0]				BITS[27:24] = PIN_6[3:0]			
PIN_7-COM3	PIN_7-COM2	PIN_7-COM1	PIN_7-COM0	PIN_6-COM3	PIN_6-COM2	PIN_6-COM1	PIN_6-COM0	
BITS[23:20] = PIN_5[3:0]					BITS[19:16] = PIN_4[3:0]			
PIN_5-COM3	PIN_5-COM2	PIN_5-COM1	PIN_5-COM0	PIN_4-COM3	PIN_4-COM2	PIN_4-COM1	PIN_4-COM0	
	BITS[15:12] = PIN_3[3:0]				BITS[11:8] = PIN_2[3:0]			
PIN_3-COM3	PIN_3-COM2	PIN_3-COM1	PIN_3-COM0	PIN_2-COM3	PIN_2-COM2	PIN_2-COM1	PIN_2-COM0	
BITS[7:3] = PIN_1[3:0]					BITS[3:0] =	PIN_0[3:0]		
PIN_1-COM3	PIN_1-COM2	PIN_1-COM1	PIN_1-COM0	PIN_0-COM3	PIN_0-COM2	PIN_0-COM1	PIN_0-COM0	

## 20.4 Register List

Table 20-3. LCD Direct Drive Register List

Register Name	Description				
LCD_ID This register includes the information of LCD controller' ID and revision number					
LCD_DIVIDER	This register controls the sub-frame and dead-time period				
LCD_CONTROL	This register is used to configure high-speed and low-speed generators				
LCD_DATA0x	LCD port pin data register for COM0 to COM3; x = port number, eight ports are available				
LCD_DATA1x	LCD port pin data register for COM4 to COM7; x = port number, eight ports are available				

# 21. Continuous Time Block mini (CTBm)



The Continuous Time Block mini (CTBm) provides discrete operational amplifiers (opamps) inside the chip for use in continuous-time signal chains. Each CTBm block includes a switch matrix for input/output configuration, two identical opamps, which are also configurable as two comparators, a charge pump inside each opamp, and a digital interface for comparator output routing, switch controls, and interrupts. PSoC 4100S and PSoC 4100S Plus devices have one CTBm block, which can be operational in Deep-Sleep power mode.

## 21.1 Features


The opamps in the PSoC 4 CTBm block have the following features:

- Discrete, high-performance, and highly configurable on-chip amplifiers
- Programmable power, bandwidth, compensation, and output drive strength
- 1-mA or 10-mA selectable output current drive capability
- 6-MHz gain bandwidth for 20-pF load
- Less than 1-mV offset with trim
- Support for opamp follower mode
- Comparator mode with optional 10-mV hysteresis
- Buffer/pre-amplifier for SAR inputs
- Support in Deep-Sleep device power mode



## 21.2 Block Diagram

Figure 21-1 shows the block diagram for the CTBm block available in PSoC 4 devices.



Note: 10X or 1X output driver cannot be ON at the same time.

## 21.3 How It Works

As the block diagram shows, CTBm has two identical opamps. Each opamp has one input and three output stages, all of which share a common input stage, as shown in Figure 21-1; only one of them can be selected at a time. The output stage can be operated as Class-A(1X), Class-AB(10X), or comparator. The other configurable features are power and speed, compensation, and switch routing control.

To use the CTBm block, the first step is to set up external components (such as resistors), if required. Then, enable the block by setting the CTB\_CTRL [31] bit. To have almost rail-to-rail input range and minimal distortion common mode input, there is one charge pump inside each opamp. The charge pump can be enabled by setting the CTBM\_OA\_RES0\_CTRL [11] bit for opamp0 and CTBM\_OA\_RES1\_CTRL [11] bit for opamp1.

After enabling the opamps and charge pumps, follow these steps to set up the amplifier:

- 1. Configure power mode
- 2. Configure output strength
- 3. Configure compensation
- 4. Configure input switch
- 5. Configure output switch, especially when opamp output needs to be connected to SAR ADC

Follow these steps to set up a comparator:

- 1. Configure the power mode
- 2. Configure the input switch
- 3. Configure the comparator output circuitry, as required interrupt generation, output, and so on
- 4. Configure hysteresis and enable the comparator



# 21.3.1 Power Mode Configuration

The opamp can operate in three power modes – low, medium, and high. CTBm adjusts the power consumed by adjusting the reference currents coming into the opamp. Power modes are configured using the PWR\_MODE bits [1:0] in CTBM\_OA\_RESx\_CTRL. The slew rate and gain bandwidth are maximum in high-power mode and minimum in low-power mode. Note that power mode configuration also affects the maximum output drive capability (I<sub>OUT</sub>) in 1X mode. See Table 21-1 for details. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for gain bandwidth, slew rate, and I<sub>OUT</sub> specifications in various power modes.

# 21.3.2 Output Strength Configuration

The output driver of each opamp can be configured to internal driver (Class A/1X driver) or external driver (Class AB/10X driver). 1X and 10X drivers are mutually exclusive – they cannot be active at the same time. 1X output driver is suited to drive smaller on-chip capacitive and resistive loads at higher speeds. The 10X output driver is useful for driving large off-chip capacitive and resistive loads. The 1X driver output is routed to sarbus 0/1 and 10X driver output is routed to an external pin. Each driver mode has a low, medium, or high power mode, as shown in Table 21-1.

Table 21-1. Output Driver versus Power Mode

Power Mode IOUT Drive Capability		CTBM_OA_R	CTBM_OA_RESx_CTRL[1:0]		
1 ower mode 1001 Brive capability	00 (disable)	01 (low)	10 (medium)	11 (high)	
External Driver (10X)	Off	10 mA	10 mA	10 mA	
Internal Driver (1X)	Off	100 µA	400 μA	1 mA	

The CTBM\_OA\_RESx\_CTRL[2] bit is used to select between the 10X and 1X output capability (0: 1X, 1: 10X). If the output of the opamp is connected to the SAR ADC, it is recommended to choose the 1X output driver. If the output of the opamp is connected to an external pin, then, choose the 10X output driver. In special instances, to connect the output to an external pin with 1X output driver or an internal load (for example, SAR ADC) with 10X output driver, set CTBM\_OAx\_SW [21] to '1'. However, Cypress does not guarantee performance in this case.

Table 21-2 summarizes the bits used to configure the opamp output drive strength and power modes.

Table 21-2. Output Strength and Power Mode Configuration in CTBM Registers

Register[Bit_Pos]	Bit_Name	Description
		CTBM power mode selection
CTBM_CTB_CTRL[31]	ENABLE	0: CTBM is disabled
		1: CTBM is enabled
		Opamp0 pump enable bit
CTBM_OA_RES0_CTRL [11]	OA0_PUMP_EN	0: Opamp0 pump is disabled
		1: Opamp0 pump is enabled
		Opamp1 pump enable bit
CTBM_OA_RES1_CTRL [11]	OA1_PUMP_EN	0: Opamp1 pump is disabled
		1: Opamp1 pump is enabled



Table 21-2. Output Strength and Power Mode Configuration in CTBM Registers

Register[Bit_Pos]	Bit_Name	Description
		Opamp0 power mode select bits
		00: Opamp0 is OFF
CTBM_OA_RES0_CTRL [1:0]	OA0_PWR_MODE	01: Opamp0 is in low power mode
		10: Opamp0 is in medium power mode
		11: Opamp0 is in high power mode
		Opamp1 power mode select bits
		00: Opamp1 is OFF
CTBM_OA_RES1_CTRL [1:0]	OA1_PWR_MODE	01: Opamp1 is in low power mode
		10: Opamp1 is in medium power mode
		11: Opamp1 is in high power mode
		Opamp0 output drive strength select bits
CTBM_OA_RES0_CTRL [2]	OA0_DRIVE_STR_SEL	0: Opamp0 output drive strength is 1X
		1: Opamp0 output drive strength is 10X
		Opamp1 output drive strength select bits
CTBM_OA_RES1_CTRL [2]	OA1_DRIVE_STR_SEL	0: Opamp1 output drive strength is 1X
		1: Opamp1 output drive strength is 10X

# 21.3.3 Compensation

Each opamp also has a programmable compensation capacitor block, which allows optimizing the stability of the opamp performance based on output load. The compensation of each opamp is controlled by the respective CTBM\_OAx\_COMP\_TRIM register, as explained in Table 21-3. Note that all the GBW slew rate specifications in the PSoC 4100S datasheet and PSoC 4100S Plus datasheet are applied for all compensation trims.

Table 21-3. Opampx (Opamp0 or Opamp1) Compensation Bits in CTBm

Register[Bit_Pos]	Bit_Name	Description
		Opampx compensation trim bits
		00: No compensation
CTBM_OAx_COMP_TRIM[1:0]	OAx_COMP_TRIM	01: Minimum compensation, high speed, and low stability
		10: Medium compensation, balanced speed, and stability
		11: Maximum compensation, low speed, and high stability

#### 21.3.4 Switch Control

The CTBm has many switches to configure the opamp input and output. Most of them are controlled by configuring CTBm registers (CTBM\_OA0\_SW, CTBM\_OA1\_SW), except three switches, which are used to connect the output of opamps to SAR ADC through sarbus0 and sarbus1. They must be controlled by SAR ADC registers, and CTBm registers.

Switches can be closed by setting the corresponding bit in register CTBM\_OAx\_SW; clearing them will cause the corresponding switches to open. To open the switch, write '1' to CTBM\_OAx\_SW\_CLEAR, which clears the corresponding bit in CTBM\_OAx\_SW. See the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM* for details on the switches and the connections they enable.

#### 21.3.4.1 Input Configuration

Positive and negative input to the operational amplifier can be selected from several options through analog switches. These switches serve to connect the opamp inputs from the external pins or AMUX buses, or to form a local feedback loop (for buffer function). Each opamp has a switch connecting to one of the two AMUXBUS line: Opamp0 connects to AMUXBUS-A and Opamp1 connects to AMUXBUS-B.

**Note** Only one switch should be closed for the positive and negative input paths; otherwise, different input source may short together.



■ Positive input: Both opamp0 and opamp1 have three positive input options through analog switches: two external pins and one AMUXBUS line. See Table 21-4 for details.

Table 21-4. Positive Input Selection

	Positive Input	Switch Control Bit	Description
	AMUXBUSA	CTBM_OA0_SW [0]	0: open 1: close switch
Opamp0	P1.0	CTBM_OA0_SW [2]	0: open 1: close switch
	P1.6	CTBM_OA0_SW [3]	0: open 1: close switch
	AMUXBUSB	CTBM_OA1_SW [0]	0: open 1: close switch
Opamp1	P1. 5	CTBM_OA1_SW [1]	0: open 1: close switch
	P1.7	CTBM_OA1_SW [4]	0: open 1: close switch

■ Negative input: Both opamp0 and opamp1 have two negative input options through analog switches: one external pin or output feedback, which is controlled by the CTBM\_OAx\_SW register. Table 21-5 shows the control bits.

Table 21-5. Negative Input Selection

	Negative Input	Switch Control Bit	Description
OnomnO	P1.1	CTBM_OA0_SW [8]	0: open 1: close switch
Opamp0 output feedback through 1X output driver		CTBM_OA0_SW [14]	0: open 1: close switch
Onomn1	P1.4	CTBM_OA1_SW [8]	0: open 1: close switch
Opamp1	Opamp1 output feedback through 1X output driver	CTBM_OA1_SW [14]	0: open 1: close switch



# 21.3.4.2 Output Configuration

Each opamp's output is connected directly to a fixed pin; no additional setup is needed. Optionally, it can be connected to sarbus0 or sarbus1 through three switches (SW1/2/3). The opamp0 output can be connected to sarbus0 and opamp1 can be connected to sarbus0 or sarbus1. sarbus0 and sarbus1 are intended to connect opamp output to the SAR ADC input mux. The three output routing switches to sarbus are controlled by SAR ADC registers, and CTBm register together; the other switches can be controlled only by CTBm register.

The following truth tables (Table 21-6, Table 21-7, and Table 21-8) show the control logic of the three switches. PORT\_ADDR, PIN\_ADDR, and DIFFERENTIAL\_EN are from SAR\_CHANx\_CONFIG [6:4], SAR\_CHANx\_CONFIG [2:0], and SAR\_CHANx\_CONFIG [2:0], respectively. Either PORT\_ADDR =0 or PIN\_ADDR = 0 will set SW[n]=0. CTBM\_SW\_HW\_CTRL bit [2] or [3] should be set when using the SAR register to control switches. CTBM\_OAx\_SW[18]/[19] can mask the other control bits – if CTBM\_OAx\_SW[18]/[19] = 0, SW[n] = 0.

The CTBM SW STATUS [30:28] register gives the current switch status of SW1/2/3.

Table 21-6. Truth Table of SW1 Control Logic

PORT_ADDR	PIN_ADDR	CTBM_SW_HW_CTRL[2]	CTBM_OA0_SW[18]	SW1
Х	Х	X	0	0
Х	0	1	1	0
0	Х	1	1	0
Х	Х	X	1	1
Х	Х	0	1	1
1	2	X	1	1

Table 21-7. Truth Table of SW2 Control Logic

DIFFERENTIAL_ EN	PORT_ADDR	PIN_ADDR	CTBM_SW_HW_CTRL[3	CTBM_OA0_SW[18]	SW2
Х	Х	Х	Х	0	0
х	Х	0	1	1	0
х	0	Х	1	1	0
1	Х	Х	Х	1	0
х	Х	Х	0	1	1
X	Х	X	X	1	1
0	1	3	X	1	1

Table 21-8. Truth Table of SW3 Control Logic

DIFFERENTIAL_ EN	PORT_ADDR	PIN_ADDR	CTBM_SW_HW_CTRL[3	CTBM_OA0_SW[18]	SW3
X	X	X	X	0	0
X	X	0	1	1	0
X	0	X	1	1	0
0	Х	Х	Х	1	0
X	Х	Х	0	1	1
X	X	X	X	1	1
1	1	2	X	1	1



# 21.3.4.3 Comparator Mode

Each opamp can be configured as a comparator by setting the respective CTBM\_OA\_RESx\_CTRL[4] bit. Note that enabling the comparator completely disables the compensation capacitors and shuts down the Class A (1X) and Class AB (10X) output drivers. The comparator has the following features:

- Optional 10-mV input hysteresis
- Configurable power/speed
- Optional comparator output synchronization
- Offset trimmed to less than 1 mV
- Configurable edge detection (rising/falling/both/disable)

# 21.3.4.4 Comparator Configuration

The hysteresis of 10 mV ±5 percent can be enabled in one direction (low to high). Input hysteresis can be enabled by setting CTBM\_OA\_RESx\_CTRL[5]. The two comparators also have three power modes: low, medium, and high, controlled by setting CTBM\_OA\_RESx\_CTRL [1:0]. Power modes differ in response time and power consumption; power consumption is maximum in fast mode and minimum in ultra-low-power mode. Exact specifications for power consumption and response time are provided in the datasheet.

The synchronization of the comparator output with the system AHB clock can be configured in CTBM\_OA\_RESx\_CTRL[6].

The output state of comparator0 and comparator1 are stored in CTBM\_COMP\_STAT[0] and CTBM\_COMP\_STAT[16], respectively.

Table 21-9 summarizes various bits used to configure the comparator mode in the CTBM block.

Table 21-9. Comparator Mode and Configuration Register Settings

Register[Bit_Pos]	Bit_Name	Description
		Opampx comparator enable bit
CTBM_OA_RESyx_CTRL[4]	OAX_COMP_EN	0: Comparator mode is disabled in opampx
		1: Comparator mode is enabled in opampx
		Opampx Comparator hysteresis enable bit
CTBM_OA_RESx_CTRL[5]	OAX_HYST_EN	0: Hysteresis is disabled in opampx
		1: Hysteresis is enabled in opampx
OTDM OA DEGU OTDM		Opampx bypass comparator output synchronization for DSI (trigger) output
CTBM_OA_RESx_CTRL[6]	OAX_BYPASS_DSI_SYNC	0: Synchronize (level or pulse)
		1: Bypass
		Opampx comparator DSI (trigger) output synchronization level
CTBM_OA_RESx_CTRL[7]	OAX_DSI_LEVEL	0: Pulse
		1: Level



# 21.3.4.5 Comparator Interrupt

The comparator output is connected to an edge detector block, which is used to detect the edge (disable/rising/falling/both) that generates interrupt. It can be configured by the CTBM OA RESx CTRL[9:8] bits.

Each comparator has a separate IRQ. CTBM\_INTR [0] is for comparator0 IRQ, CTBM\_INTR [1] is for comparator1 IRQ. Though each comparator have different IRQ bits, they all share a single CTBM ISR mapped in the CPU NVIC. See the Interrupts chapter on page 53 for details. You can check which comparator(s) triggered the ISR by polling the CTBMx\_INTR bits.

Each interrupt has an interrupt mask bit in the CTBM\_INTR\_MASK register. By setting the interrupt mask low, the corresponding interrupt source is ignored. The CTBm comparator interrupt to the NVIC will be raised if logic AND of the interrupt flags in CTBM\_INTR registers and the corresponding interrupt masks in CTBM\_INTR\_MASK register is 1.

Writing a '1' to the CTBM\_INTR bit [1:0] can clear corresponding interrupt.

For firmware convenience, the intersection (logic AND) of the interrupt flags and the interrupt masks is also made available in the CTBM\_INTR\_MASKED register.

For verification and debug purposes, a set bit is provided for each interrupt in the CTBM\_INTR\_SET register. This bit allows the firmware to raise the interrupt without a real comparator switch event.

### 21.3.4.6 Deep-Sleep Mode Operation

In Deep-Sleep mode, the block that provides the bias current, reference voltage, and IMO clock is turned off. As a result, the CTBm functionality, which relies on the bias current and IMO clock for its operation is not available. See the Power Modes chapter on page 101 for details on various power modes and blocks available in each mode. To support the functionality of the CTBm during deep sleep, an alternate bias current is generated by a special block called Deep-Sleep Amplifier Bias (DSAB) block. This current allows the opamps in the CTBm to be functional in Deep-Sleep mode.

Figure 21-2 shows the architecture of the DSAB block. This block receives the Active mode bias current as input. It outputs the bias current that is fed to the opamp bias circuitry. In Active mode, the DSAB block acts similar to a pass-through block and routes the bias current from the input to the output. In Deep-Sleep mode, if enabled, the DSAB generates the alternate bias current, attenuates the output to a user-selected value, and provides the bias current for the CTBm at its output. If the DSAB block is disabled, the output is always connected to the input bias current and the alternate bias current is not generated during deep sleep. The opamps will not be functional in Deep-Sleep mode, if the DSAB block is disabled. The ENABLED bit [31] of the PASS\_DSAB\_DSAB\_CTRL register enables/disables the block; the CURRENT\_SEL bits [5:0] selects the output bias current value. The value selected is CURRENT\_SEL × 0.075 uA (±5 percent). The SEL\_OUT bit[8] is used to control the selection between the two bias currents, which can be routed to the CTBm bias. Table 21-10 summarizes the bit configuration settings of the PASS\_DSAB\_DSAB\_CTRL register.






Figure 21-2. Deep-Sleep Amplifier Bias Block Diagram

This feature is useful in designs that require the opampbased circuitry to remain active in low-power modes, such as Deep-Sleep, to save power. For instance, in a batteryoperated system (such as a heart-rate monitor) that requires always-on opamps, substantial power savings can be achieved if the rest of the chip can go into Deep-Sleep mode and only wake up as needed. Note that the bias current provided by the DSAB block does not meet the accuracy and stability of the Active mode bias current. In addition, the DSAB does not generate an alternate clock. As a result, none of the switch or opamp-related charge pumps are activated. Consequently, the highest input common-mode voltage of the opamps is limited to approximately  $V_{DDA}$  – 1.3 V. In addition, because of the unavailability of switch pumps (required for analog switches when operating below 3.3 V), the on-resistance of the analog switches increase beyond normal specification as the supply voltage drops below 3.3 V. It is justifiable for the analog switches to have higher on-resistance as long as the signal speeds are low. Thus, V<sub>DDA</sub> can go as low as ~2.8 V before the analog switches become too resistive. It will eventually set the lowest-possible supply voltage. However, it is recommended to use V<sub>DDA</sub> of 3.3 V or greater when using opamps in Deep-Sleep mode. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for opamp specifications during Deep-Sleep mode.

To enable the opamps in Deep-Sleep mode, set the DEEPSLEEP\_ON bit [30] of the CTBM\_CTB\_CTRL register. This bit enables both the opamps of the CTBM during deep sleep. The deep-sleep operation of the CTBm also requires the DSAB block to be enabled.

Table 21-10. DSAB and CTBM Deep-Sleep Configuration Register Settings

Register[Bit_Pos]	Bit_Name	Description
PASS_DSAB_DSAB_CTRL [5:0]	CURRENT_SEL	Current selection for the dsab_ibias; dsab_ibias = CURRENT_SEL × 0.075 µA (±5%)
		CTBm bias current selection
PASS_DSAB_DSAB_CTRL [8]	SEL_OUT	0: Bypass DSAB and use active mode bias current
		1: Use dsab_ibias as the CTBm bias current
		Enable/disable DSAB bias generator
PASS_DSAB_DSAB_CTRL [31]	ENABLED	0: DSAB block is disabled and the CTBm bias current is connected to the Active mode bias current
		DSAB block is enabled and the CTBm bias current is controlled by the SEL_OUT signal
		Enable/disable the CTBMx functionality in Deep-Sleep mode
CTBMx_CTBM_CTB_CTRL [30]	DEEPSLEEP_ON	0: Enabled
		1: Disabled



# 21.4 Register Summary

Table 21-11. Register Summary

Name	Description
CTBM_CTRL	Global CTBm block enable
CTBM_OA_RES0_CTRL	Opamp0 control register
CTBM_OA_RES1_CTRL	Opamp1 control register
CTBM_COMP_STAT	Comparator status
CTBM_INTR	Interrupt request register
CTBM_INTR_SET	Interrupt request set register
CTBM_INTR_MASK	Interrupt request mask
CTBM_INTR_MASKED	Interrupt request masked
CTBM_OA0_SW	Opamp0 switch control
CTBM_OA0_SW_CLEAR	Opamp0 switch control clear
CTBM_OA1_SW	Opamp1 switch control
CTBM_OA1_SW_CLEAR	Opamp1 switch control clear
CTBM_SW_HW_CTRL	CTBm hardware control enable
CTBM_SW_STATUS	CTBm bus switch control status
CTBM_OA0_OFFSET_TRIM	Opamp0 trim control
CTBM_OA0_SLOPE_OFFSET_TRIM	Opamp0 trim control
CTBM_OA0_COMP_TRIM	Opamp0 trim control
CTBM_OA1_OFFSET_TRIM	Opamp1 trim control
CTBM_OA1_SLOPE_OFFSET_TRIM	Opamp1 trim control
CTBM_OA1_COMP_TRIM	Opamp1 trim control
PASS_DSAB_DSAB_CTRL	DSAB control register
PASS_DSAB_TRIM	IBIAS trim register

260

# 22. CapSense



The PSoC 4 device uses the fourth generation capacitive touch sensing system (CapSense). The CapSense system can measure the change in self-capacitance of a single electrode or the mutual capacitance between a pair of electrodes. In addition to the capacitive sensing feature, the system can also function as an ADC to measure voltage on any GPIO pin that supports CapSense functionality.

PSoC 4 uses Cypress's patented capacitive touch sensing methods – CapSense Sigma Delta (CSD) for self-capacitance sensing and CapSense Crosspoint (CSX) for mutual-capacitance scanning. The CSD and CSX touch sensing methods provide the industry's best-in-class signal-to-noise ratio (SNR), high touch sensitivity, low-power operation, and superior EMI performance. The CapSense system is a combination of hardware and firmware techniques.

See the *Getting Started with CapSense* design guide for basics of capacitive sensing and the *PSoC 4 CapSense Design Guide* for more details on the basics of CapSense operation.

## 22.1 Features

The fourth-generation CapSense in the PSoC 4 device has the following features:

- Supports self-capacitance and mutual-capacitance-based touch sensing
- Supports voltage measurement on any GPIO pin
- Provides superior SNR with CSD-based touch sensing method and with programmable voltage reference
- Provides robust touch sensing using spread spectrum scanning method
- Supports spread spectrum, pseudo-random sequence (PRS) clock source and programmable resistance switches to reduce electromagnetic interference (EMI)
- Provides high touch sensitivity to detect touch across a variety of overlay materials and thickness
- Supports auto-zeroing of comparator to reduce offset errors
- Provides low-power CapSense operation
- Allows any GPIO pin to be used for capacitive sensing and shielding
- Supports large proximity-sensing distance
- Supports liquid tolerant operation using driven shield signal
- Supports split-IDAC operation for improved scan speed and SNR
- Reduces overhead on CPU during CapSense scanning by offloading the initialization process to the CapSense sequencer
- PSoC Creator CapSense Component supports SmartSense™ auto-tuning to automatically tune all the CapSense parameters
- Allows general-purpose use of CapSense comparator and IDAC



# 22.2 Block Diagram

Figure 22-1 shows the block diagram of the CapSense system. Figure 22-2 shows the block diagram of CapSense system with switches.






Figure 22-1. CapSense System Block Diagram






Figure 22-2. CapSense Switch Diagram

**Note:** In Figure 22-2, the following switches are only applicable for PSoC 4100S Plus devices: HMRE, HCCD, F1MA, F2MA, F1CA, F2CA, and F2CB.

264



## 22.3 How It Works

The following are the main blocks of the CapSense system:

- GPIO Cell
- Analog Mux Bus (AMUXBUS)
- CapSense Delta Sigma (CSD) Modulator
- IDAC
- Shielding and Initialization Block
- Digital Sequencers and Counter
- Clock Generation

#### 22.3.1 GPIO Cell

In a CapSense system, the GPIO cells are used for the following purposes:

- Sensing self-capacitance
- Driving and sensing mutual-capacitance
- Driving shield signal
- Connecting external capacitors to the CapSense system

## 22.3.1.1 Sensing Self-Capacitance

During the self-capacitance sensing, the sensor connected to the GPIO is switched between  $V_{REF}$  and ground. The CapSense system provides two options for switching the sensor between  $V_{REF}$  and ground.

- GPIO switching
- Low-EMI switching

## **GPIO Switching**

Figure 22-3 shows a simplified diagram of the GPIO cell in the self-capacitance sensing configuration. In this configuration, the GPIO cell is configured as a switched capacitance circuit, which converts the sensor capacitance to an equivalent current. A GPIO can be configured for self-capacitance sensing by configuring the PORT\_SEL register as CSD SENSE.

When the GPIO is configured as a CSD\_SENSE pin, it alternately connects to analog mux bus (AMUXBUSA) and to ground during sensor scan. The switches in the GPIO cell are controlled by two non-overlapping clocks generated by the CapSense system as shown in Figure 22-3.

During phase ph1, the GPIO is connected to ground and the capacitor  $C_S$  is completely discharged. During phase ph2, the capacitor  $C_S$  is connected to AMUXBUSA, which is maintained at voltage  $V_{REF}$ . This action causes the capacitor to charge to  $V_{REF}$ .

The continuous switching of the GPIO switches during phase ph1 and ph2 results in the capacitor  $C_S$  appearing as an equivalent resistance  $R_{EQ}$  from AMUXBUSA to ground, as shown in Figure 22-4. This switching causes the sensor to constantly sink current  $I_{SW}$  from AMUXBUSA.

$$R_{EQ} = \frac{1}{C_S F_{SW}}$$

Where:

C<sub>S</sub> = Sensor parasitic capacitance

F<sub>SW</sub> = Frequency of SenseClk

Figure 22-3. GPIO Configuration for Self-Capacitance Sensing - GPIO Switching







Figure 22-4. Sensor Capacitor Sinking Current from AMUXBUSA




### **Low-EMI Switching**

The sudden switching of the CapSense sensor between  $V_{REF}$  and ground causes high current peaks and may result in electromagnetic radiated emission (EMI). To reduce the EMI, the sensor can be switched using the low-EMI switches, which are present in the CapSense system. The low-EMI switches has variable resistance and allows to control the switching signal rise/fall time which reduces the electromagnetic emissions.

Figure 22-5 shows the GPIO configuration for low-EMI switching. In this configuration, the sensor is statically connected to AMUXBUSA before the beginning of sensor scan. A GPIO can be statically connected to AMUXBUSA by configuring the IOx\_SEL bits in the PORT\_SEL register to "AMUXA".

During phase ph1, the sensor is completely discharged through the low-EMI switch. During phase ph2, the low-EMI switch shorts AMUXBUSA to  $C_{MOD}$ , which is at voltage  $V_{REF}$ . This action charges the capacitor  $C_{S}$  to  $V_{REF}$  via the low-EMI switch.

Figure 22-5. GPIO Configuration for Self-Capacitance Sensing - Low-EMI Switching




# 22.3.1.2 Driving and Sensing Mutualcapacitance

Mutual-capacitance sensing measures the mutual-capacitance between two electrodes connected to the GPIO pins. One of the GPIOs is used as a transmit (TX) pin and the other as a receive (RX) pin.

Figure 22-6 shows the configuration of GPIO in mutual-capacitance sensing mode. The TX pin drives a digital signal to the TX electrode using the digital output driver of the GPIO pin. The SenseClk generated from the clock generator section is the input clock to the digital output driver. The RX pin is statically connected to the AMUXBUSA to measure the charge coupled from TX electrode to the RX electrode.



Figure 22-6. GPIO Configuration for Mutual-Capacitance Sensing



When the SenseClk is high, charge is coupled from TX electrode to RX electrode. The voltage on the RX electrode, which was at  $V_{REF}$  increases above  $V_{REF}$  due to charge coupling from TX electrode to RX electrode. A sinking IDAC is connected to AMUXBUSA to bring the voltage on AMUXBUSA back to  $V_{REF}$ .

Similarly, when the SenseClk is low, charge flows from RX electrode to TX electrode and the voltage on RX electrode, which was at  $V_{REF}$  drops below  $V_{REF}$ . A sourcing IDAC is connected to AMUXBUSA to bring the voltage back to  $V_{REF}$ .

# 22.3.1.3 Driving Shield Signal


Shield signal is used to switch the shield electrode between  $V_{REF}$  and ground to reduce sensor  $C_{P}$ , implement liquid tolerance, and improve the proximity-sensing distance Shield signal is the replica of the sensor switching signal and can be driven using two methods:

- External shield drive
- Internal shield drive

#### **External Shield Drive**

Figure 22-7 shows the GPIO configuration for external shield drive. In this configuration, the IOx\_SEL bits in the PORT\_SEL register of the shield GPIO pin is configured as "CSD\_SHILED". These bits cause the GPIO pin to alternately switch between AMUXBUSB and to ground.

Figure 22-7. GPIO Configuration to Drive Shield Electrode - External Drive Mode






During phase ph1, the  $C_{SHIELD}$  capacitor is completely discharged. During phase ph2, the  $C_{SHIELD}$  and  $C_{TANK}$  capacitor are connected to AMUXBUSB. The  $C_{TANK}$  capacitor (which was charged to  $V_{REF}$  during previous ph2 phase) shares charge with  $C_{SHIELD}$  capacitor and the voltage on AMUXBUSB reaches to an equilibrium voltage, which is less than  $V_{REF}$ . The shield switching circuity charges the voltage on AMUXBUSB back to  $V_{REF}$ . The switching of shield GPIO between AMUXBUSB and ground replicates the sensor switching signal on the shield electrode.

#### **Internal Shield Drive**

Figure 22-11 shows the GPIO configuration to drive shield electrode using the low-EMI switches in the shielding block. Using the low-EMI switches for charging and discharging the  $C_{SHIELD}$  capacitor helps in reducing the radiated emissions due to shield electrode switching.

In this configuration, the shield GPIO is statically connected to the AMUXBUSB. During phase ph1, the  $C_{SHIELD}$  capacitor is completely discharged using the low-EMI switch. During phase ph2, the  $C_{SHEILD}$  capacitor is charged to  $V_{REF}$  through the low-EMI switch connected to  $V_{DDA}$ . After the voltage on  $C_{SHIELD}$  reaches  $V_{REF}$ , the switch is opened by the shield switching logic circuitry.


Figure 22-8. GPIO Configuration to Drive Shield Electrode - Internal Drive Mode



# 22.3.1.4 Connecting External Capacitors

The CapSense system requires external capacitors ( $C_{MOD}$ ,  $C_{INTA}$ , and  $C_{INTB}$ ) to be connected to dedicated pins for proper CapSense operation. Refer to the PSoC 4 CapSense Design Guide for the recommended values for these capacitors. The dedicated GPIO pins have the capability to simultaneously connect to AMUXBUSA/B and to the positive input of the CSD-COMP as shown in Figure 22-9. During the CapSense operation, these external capacitors are statically connected to the AMUXBUSA.

Figure 22-9. GPIO Configuration When Connected to External Capacitors





# 22.3.2 Analog Mux Bus

The Analog Mux Bus (AMUXBUS) in the device provides the path for the signal from GPIO pin to the CapSense block. The PSoC 4 device has two analog mux buses, AMUXBUSA and AMUXBUSB. These mux buses allow any GPIO to be used as sensor pin or as a shield pin.

The AMUXBUSA is used to connect the sensor pin to the CapSense block as shown in Figure 22-10. The AMUXBUSB is used to drive shield signal from the CapSense block to the shield pin as shown in Figure 22-11.

Figure 22-10. AMUXBUSA Connection to CapSense Pin





Figure 22-11. AMUXBUSB Connection to Shield Pin



# 22.3.3 CapSense Delta Sigma Modulator

The CSD modulator consists of the following components:

- CSD Comparator
- CSDBUS
- Reference Generator
- IDACs
- Counter

#### 22.3.3.1 CSD Comparator

The CSD Comparator (CSDCOMP) is the heart of the CapSense system. It is a continuous-time comparator that compares the voltage on the positive terminal with respect

to the reference voltage  $(V_{REF})$  connected to the negative terminal.

The positive input can be connected to either AMUXBUSA/B, or to the external capacitors pins, or to the internal CSD-BUSA/B as shown in Figure 22-2. The input source to the positive terminal can be configured using the SW\_CMP\_P\_SEL register and the input to the negative terminal can be configured using the SW\_CMP\_N\_SEL register.

The input to the positive terminal is low-pass filtered to remove any high-frequency glitches. The CSD comparator operates in two power modes - high-power mode and low-power mode. The power mode can be configured using the LP MODE bit [30] in the CONFIG register.



The CSDCOMP supports auto-zeroing the input offset voltage before sensor scanning is initiated. Auto-zeroing the comparator results in increased SNR. The auto-zero can be enabled by configuring the AZ\_EN bit [31] in the CSDCMP register.

The CSDCOMP can be operated either in CSD mode or in general-purpose mode by configuring the CMP\_MODE bit [28] in the CSDCMP register. In CSD mode, the output of the CSDCOMP is used by the CSD sequencer to control the IDACs and counters. In the general-purpose mode, the output of the comparator is routed to a dedicated GPIO pin.

#### 22.3.3.2 CSDBUS

The CapSense system has four internal bus - CSDBUSA, CSDBUSB, CSDBUSC, and CSDBUSD that are used only

for CapSense purpose. These buses isolate the CapSense system from the external AMUXBUSA/B when the sensor scanning is in progress.

The CSDBUSA is used during self-capacitance and mutual-capacitance sensing as a bridge between AMUXBUSA and the CSD system. The CSDBUSB is used as a bridge between AMUXBUSB and the shield drive logic to drive shield electrode. The CSDBUSC and CSDBUSD are used in the ADC mode to measure the input voltage.

### 22.3.3.3 Reference Generator

Figure 22-12 shows the block diagram of the reference generator (REFGEN) block. The REFGEN block accepts a voltage reference input and multiplies it to provide two output reference voltages -  $V_{REFHI}$  and  $V_{REFII}$  O.




Figure 22-12. REFGEN Block Diagram

The following sources can be used as the input voltage to the REFGEN block:

- On-chip V<sub>REF</sub> of 1.2 V
- External dedicated pin V<sub>REFEXT</sub>
- AMUXBUSB

The voltage reference input source is configured using the SW\_REFGEN\_SEL register. The REFGEN block has an amplifier (AMP) and a resistor divider network to generate programmable voltage reference. The gain of the amplifier is configured using the GAIN bits [12:8] in the REFGEN register.

The resistor divider has 32 equal taps and can be enabled/ disabled using the RES\_EN register in the REFGEN register. The output voltage of the top node of resistor divider is

always  $V_{REFHI}$  and the user can select any one of the bottom nodes as  $V_{REFLO}$  by configuring the VREFLO\_SEL register in the REFGEN register. The resistor string can also be connected to the VDDA supply by configuring the VDDA\_EN bit [5] in the REFGEN register.

The REFGEN block operates over the full analog supply range from 1.65 V to 5.5 V. The  $V_{REFHI}$  and  $V_{REFLO}$  outputs can be anywhere from 0.6 V to VDDA - 0.6 V. The REFGEN block can be individually enabled or disabled by configuring the REFGEN\_EN bit [0] in the REFGEN register. The REFGEN block can be configured to run either in high-power mode or low power mode by configuring the LP\_MODE bit [30] in the CONFIG register. In the high-power mode, the output voltage settles quickly whereas in the low-power mode, the output voltage settles slower but draws significantly lesser current than in the high-power mode.




The REFGEN block can be bypassed for lowest power operation by setting the BYPASS bit [4] in the REFGEN register. In this case, the  $V_{\mathsf{REFHI}}$  output is always the low-pass filtered version of the voltage reference input.

#### 22.3.3.4 IDACs

The CapSense system contains two current digital-to-analog convertor (IDAC) - IDACA and IDACB as shown in Figure 22-13. Each IDAC has 7 bits of resolution with current sink or current source capability, which effectively provides ± 7 bit operation. The current value is specified using the VAL bit [6:0] and the source/sink mode is specified using the POLARITY [9:8] bit in the IDACx register.

Figure 22-13. IDAC Connection



IDACA can only connect to CSDBUSA and is normally used for capacitive sensing. IDACB can connect to either CSDBUSB via switch 'IBCB' or to CSDBUSC. Alternatively, IDACB can also be connected to IDACA via switch IAIB without using CSDBUSB.

In PSoC 4100S, IDACA and IDACB each have three ranges with the following LSB sizes: 37.5 nA, 300 nA, and 2.4 uA. In PSoC 4100S Plus, IDACA and IDACB each have four ranges with the following LSB sizes: 37.5 nA, 300 nA, 1.2  $\mu$ A, and 2.4  $\mu$ A. The IDAC range can be configured using RANGE [23:22] bit in the IDACx register.

Each IDAC has two identical output legs in any setting that can be individually switched on or off. IDACB is exactly the same as IDACA except that it has a third leg - leg3 that only functions in the 37.5 nA LSB range. The leg3 from IDACB is used for CSD Slope ADC measurements on CSDBUSC.

IDACA and IDACB can each be individually powered down. Each IDAC can combine its two identical outputs to make a quasi  $\pm 8b$  IDAC. Maximum output current from each IDAC in quasi  $\pm 8b$  mode is 2.4 uA \* 255 =  $\pm 612$  uA. The CapSense block allows both IDACs driving  $\pm$  612 uA continuously. IDACA and IDACB can have their output currents combined via the IAIB switch, as shown in Figure 22-13. This action allows either fully programmable split IDAC functionality, or to combine IDACA and IDACB for GP functions to make a true  $\pm$  8b IDAC.

Each IDAC leg can be configured in general-purpose (GP) or CSD mode using the LEGx\_MODE register in the IDACx register. In the GP mode, the IDAC is controlled by

LEGx\_EN register and in the CSD mode, the IDAC is controlled by LEGx\_EN bit in the IDACx register, output state of the CSDCOMP, and the current state of the CSD sequencer. Additionally, when leg3 of IDACB is enabled for ADC measurements, the IDACB is controlled by the state of the ADC sequencer and the output of HSCOMP.

If IDACB is used as a GP IDAC, then the CapSense block cannot implement shielding or Slope ADC measurements, because the CSDBUSB is used by IDACB. If IDACA is used as a GP IDAC, then no CapSense operations can take place.

# 22.3.4 Shielding and Initialization block

The shielding and initialization block consists of high-speed comparator (HSCOMP), low-EMI switches, and AMUXBUF-FFR

The HSCOMP is a continuous time comparator, which is used to control the driving of the shield signal. In addition to the shielding functionality the HSCOMP is also used for ADC functionality and coarse initialization of the  $C_{MOD}$ ,  $C_{TANK}$ ,  $C_{INTA}$ , and  $C_{INTB}$  at the beginning of every sensor scan. The low-EMI switches are used to slow the rise and fall time of the sensor and shield switching signal to reduce EMI.

The AMUXBUFFER is used for accurate shielding See Internal Shield Drive on page 268 for details.

#### 22.3.4.1 Shielding

The CapSense system allows driving the shield electrode using two methods:

- External shield drive Uses switches in the GPIO cell to drive shield signal
- Internal shield drive Uses low-EMI switches in the CapSense system to drive shield signal

## **External Shield Drive**

In the external shield drive mode, an external capacitor  $C_{\mathsf{TANK}}$  is used along with the HSCOMP to drive shield electrode ( $C_{\mathsf{SHIFL}\,\mathsf{D}}$ ) as shown in Figure 22-14.



Shield GPIO

Shield Electrode

GPIO

Ph1

CSDBUSB

VDDA

Ph2&& HSCOMP

Logic

CSDBUSB

VSSA

HSCOMP

HSCOMP

Figure 22-14. External Shield Drive Using C<sub>TANK</sub> and HSCOMP

During phase ph1 the shield electrode  $C_{SHIELD}$  is pulled to ground using a programmable resistance switch. At the same time the  $C_{TANK}$  is charged to  $V_{REF}$  using the HSCOMP.

During phase ph2, the  $C_{TANK}$  capacitor, which was charged to  $V_{REF}$  in the previous ph1 phase is shorted with  $C_{SHIELD}$ . This action charges the  $C_{SHIELD}$  capacitor and the voltage on the  $C_{TANK}$  capacitor drop below  $V_{REF}$  and causes the HSCOMP output to trip. The sequencer logic enables the pull-up switch and charges the  $C_{TANK}$  and  $C_{SHIELD}$  capacitor to  $V_{REF}$ . When the voltage on  $C_{TANK}$  crosses  $V_{REF}$ , the HSCOMP will trip again and sequencer logic turns-off the pull-up switch. This action results in  $C_{SHIELD}$  capacitor to discharge completely during ph1 phase and charge to  $V_{REF}$  during ph2 phase.

#### **Internal Shield Drive**

The internal shield drive method drives the  $C_{SHIELD}$  using the low-EMI switches and AMUXBUFFER as shown in Figure 22-15. This method does not require any external  $C_{TANK}$  capacitor to drive shield signal.




Figure 22-15. Internal Shield Drive using Low-EMI Switches

In this mode, the shield pin is statically connected to AMUX-BUSB.

During phase ph1, the shield capacitor is pulled to ground using the programmable resistance switch. During phase ph2, the C<sub>SHIELD</sub> capacitor is pulled towards VDDA by the low-EMI switch. Simultaneously, the AMUXBUFFER is connected to AMUXBUSB.

When the voltage on  $C_{SHIELD}$  crosses  $V_{REFLO}$ , the HSCOMP trips and opens the pull-up switch. The  $C_{SHIELD}$  capacitor is further charged to  $V_{REFHI}$  by the AMUXBUFFER.

## 22.3.4.2 Initialization

During each sensor scan, the  $C_{MOD}$ ,  $C_{TANK}$ , and  $C_{INTA/B}$  capacitors should be initialized to the reference voltage used by the CSDCOMP and HSCOMP. Initialization can be done

272



in two phases - coarse initialization and fine initialization. The HSCOMP is used for coarse initialization of the external capacitors. See Coarse Initialization on page 273 for more details.


# 22.3.5 Digital Sequencer

To reduce CPU overhead during the CapSense and ADC operations, the CapSense system has two sequencers -

CSD sequencer and ADC sequencer, which control CapSense hardware during initialization and capacitance or input voltage measurements.

In PSoC 4100S Plus, the CSD sequencer and ADC sequencer can be triggered through the TCPWM overflow output, CTBm comparator output, or an LPCOMP output signal. This feature is not available in PSoC 4100S. Figure 22-16 shows the trigger signal selection options.

Figure 22-16. CapSense CSD Sequencer Trigger Options



### 22.3.5.1 CSD Sequencer

The CSD sequencer controls the CapSense hardware during the capacitive sensing operation. It generates the signals for dynamically controlling the switches and generates interrupt when the scanning is complete. The CSD sequencer has the following states:

- Idle
- Coarse Initialization
- AutoZero
- Sample Initialization
- Sample Normal

Figure 22-17 shows the state machine of the CSD sequencer.

#### Idle

In this state, the user can configure the CapSense system for capacitive sensing and ADC measurements by writing to the CapSense registers.

The sequencer remains in this state until the START bit [0] is set in the SEQ\_START register. When the ABORT bit [3] is set by the firmware, the START bit will be cleared and the sequencer will return to this state. The sequencer clears the START bit when the conversion is complete.

#### **Coarse Initialization**

This state is intended for  $C_{MOD}$ ,  $C_{TANK}$ , and  $C_{INTA/B}$  capacitors coarse initialization before the beginning of sensor scan. In the coarse initialization state, the voltage on  $C_{MOD}$ ,  $C_{TANK}$ , and  $C_{INTA/B}$  is initialized to  $V_{REF}$  using HSCOMP.

The sequencer enters coarse initialization state if the SEQ\_MODE bit [1] in the SEQ\_START register is set. The sequencer remains in this state until the HSCOMP triggers. When HSCMP triggers, the INIT bit [1] is set in the CapSense Interrupt (INTR) register and the sequencer START bit is cleared.



### **AutoZero**

In the autozero state, the CSDCOMP and HSCOMP comparators will be auto-zeroed to reduce the input offset voltage. The auto-zeroing can be performed at two stages: before the beginning of sample initialization (autozero\_0) phase or before the beginning of sample normal phase (autozero\_1). The autozero can be skipped if AZx\_SKIP bit is set in the SEQ\_START register. The duration of the auto-zero is controlled by AZ\_TIME bits [7:0] in the SEQ\_TIME register. The minimum duration for auto-zeroing should be 5 us and is recommended to run every 1 ms. Additionally, autozero can be skipped for each comparator by resetting the AZ\_EN bit [31] in the CSDCMP and HSCMP register.




Figure 22-17. CSD Sequencer State Machine




# Sample Initialization

In this state, the CSD sequencer performs dummy sensor scan to initialize the  $C_{MOD}$  and  $C_{INTA/B}$  voltage accurately to  $V_{REF}$ . Figure 22-18 shows one of the configurations of the

CapSense system for sensing self-capacitance and Figure 22-19 shows the configuration for sensing mutual-capacitance. The sensing mode can be configured using the MUTUAL CAP bit [18] in the CONIFG register.


Figure 22-18. CapSense Configuration for Self-Capacitance Sensing



In the self-capacitance mode, before the beginning of the sensor scanning, the voltage on the  $C_{MOD}$  capacitor is initialized to  $V_{REF}$ . The  $C_{MOD}$  capacitor is approximately initialized to  $V_{REF}$  during the coarse initialization phase and accurately initialized to  $V_{REF}$  during the sample initialization phase.

When the CSD sequencer enters the sample initialization state, it alternately connects  $C_S$  capacitor to AMUXBUSA and to ground. This action causes the voltage on  $C_{MOD}$  capacitor to go below  $V_{REF}$  and the CSDCOMP trips. When CSDCOMP trips, IDAC is enabled to charge the  $C_{MOD}$  back to  $V_{REF}$ . This process is repeated for the duration specified in the CONV\_CNT bits [15:0] in the SEQ\_INIT\_CNT register.

Figure 22-19. CapSense Configuration for Mutual-Capacitance Sensing





In the mutual-capacitance mode, before the beginning of the sensor scanning, the voltage on  $C_{\rm INTA}$  and  $C_{\rm INTB}$  capacitor is initialized to  $V_{\rm REF}$ . These capacitors are approximately initialized to  $V_{\rm REF}$  during the coarse initialization phase and accurately initialized to  $V_{\rm REF}$  during the sample initialization phase.

When the CSD sequencer enters the sample initialization state, the TX electrode is switched between VDDA and ground. During phase ph1, the RX electrode is connected to  $C_{INTA}$ . This connection causes the voltage on  $C_{INTA}$  capacitor to go above  $V_{REF}$  and the CSDCOMP trips. When CSDCOMP trips, IDACA is enabled to bring the voltage on  $C_{INTA}$  back to  $V_{REF}$ .

During phase ph2, the RX electrode is connected to  $C_{INTB}$ . This connection causes the voltage on  $C_{INTB}$  capacitor to go below  $V_{REF}$  and the CSDCOMP trips. When CSDCOMP trips, IDACB is enabled to charge  $C_{INTB}$  back to  $V_{REF}$ .

The sample initialization process continues for a duration specified by CONV\_CNT bits [15:0] in the SEQ\_INT\_CNT register. When the sample initialization conversion is complete, the CapSense system generates interrupt and moves to autozero 1 state if it is enabled.

#### Sample Normal

This is the state where the actual sensor scanning is performed and the conversion results are stored in the CapSense counter. In this state, the CSD sequencer also triggers the ADC sequencer if it is enabled. The sample normal state is similar to the sample initialization state except that the firmware reads the counter result at the end of scanning to detect finger touch. The duration of the sensor scanning is configured using the CONV\_CNT bits [15:0] in the SEQ\_NORM\_CNT register. When the scan is complete, the sequencer generates interrupt by setting the SAMPLE bit [1] in the INTR register and the START bit in the SEQ\_START register is cleared.

For self-capacitance sensing, the conversion results is stored in the RESULT\_VAL1 register. For mutual-capacitance sensing, the conversion result is stored in the RESULT\_VAL1 and RESULT\_VAL2 registers. The RESULT\_VAL2 register value is valid only when CSX DUAL CNT bit [19] is enabled in the CONFIG register.

#### 22.3.5.2 ADC Sequencer

The CapSense system implements a slope ADC to measure the input voltage. The ADC sequencer automatically samples the input voltage and performs the voltage measurement without CPU intervention. Figure 22-20 shows the CapSense system configuration for input voltage measurement. The input voltage (V $_{\rm IN}$ ) on any pin is sampled on to the internal C $_{\rm REF}$  (C $_{\rm REF1}$  + C $_{\rm REF1}$ ) capacitors via AMUXBUSB. IDACB is used to ramp up/down the voltage on C $_{\rm REF}$  capacitors from input voltage to V $_{\rm REF}$ .

If  $V_{IN}$  is above  $V_{REF}$ , IDACB is configured in sinking configuration else, it is configured in sourcing configuration. The ADC counter is enabled after  $V_{IN}$  is sampled on to the  $C_{REF}$  capacitors. When the voltage on  $C_{REF}$  reaches  $V_{REF}$ , the counter is disabled. The output count of the ADC counter is processed by the firmware to compute the input voltage.




Figure 22-20. CapSense System Configuration for Input Voltage Measurement




Before measuring the input voltage, the ADC performs the following measurements to determine the mismatch between souring IDAC (Isource) and sinking IDAC (Isink).

- Measures time taken by the IDAC to charge C<sub>REF</sub> from VSSA to V<sub>REF</sub>. This time is called TgndToVref, as shown in Figure 22-21.
- Discharges C<sub>REF</sub> from V<sub>REF</sub> to V<sub>REF/2</sub> (called as Thalf) and charges it back to V<sub>REF</sub> (called as Trecover) again.

When these measurements are completed, the ADC can measure the input voltage.

Figure 22-21. Measuring Mismatch between Isource and Isink



To perform the prerequisite internal measurements and input voltage measurements, the ADC sequencer state machine has the following states:

- Idle
- ADC Sample
- ADC Measure
- V<sub>REF/2</sub>
- Calibrate Measure

Figure 22-22 shows the ADC sequencer state machine.

#### Idle

In this state, the ADC sequencer does not perform any measurements. The firmware can set all the relevant switches and configure ADC mode.

The ADC sequencer enters/remains in the idle state in the following cases:

- ADC\_MODE bits [17:16] in the ADC\_CTL register is set to zero
- Firmware changes the START bit [0] in the SEQ\_START register at any time or when there is a reset
- CSD sequencer has not entered the sample normal state (see Sample Normal on page 276)
- ADC completes voltage measurement

If the CSD sequencer is still performing capacitive sensing, the ADC cannot be started again until the current capacitive sensing process is completed and the CSD sequencer enters sample normal state for next cycle of capacitive sensing.

When the firmware clears the START bit [0] in the SEQ\_START register it indicates that it wants to abort the ongoing activity. When the START bit is set new, then the CSD sequencer will go to the autozero state, which will invalidate any ongoing ADC sequencer activity.

#### **ADC Sample**

In this state, the ADC samples the input voltage on the internal  $C_{REF}$  capacitors. The input voltage sampled on to  $C_{REF}$  capacitors depends on the ADC\_MODE bit [17:16] in the ADC\_CTL register.

If the mode is VREF\_CNT or VREF\_BY2\_CNT, C<sub>REF</sub> will be connected to VSSA and if the mode is VIN\_CNT, the input voltage from AMUXBUSB will be sampled onto C<sub>REF</sub>. The duration of voltage sampling is controlled by the ADC\_TIME bit [7:0] in the ADC\_CTL register.






Figure 22-22. ADC Sequencer State Machine

#### **ADC Measure**

In this state, the ADC measures the time taken to reach V<sub>REF</sub> voltage from the voltage value sampled during the ADC sample state.

When the ADC\_MODE is VREF\_CNT or VREF\_BY2\_CNT, IDACB is configured in sourcing mode and if the mode is VIN\_CNT, depending on the voltage level of the input (output of HSCOMP) the IDACB is configured either in sourcing mode ( $V_{IN} < V_{REF}$ ) or in sinking mode ( $V_{IN} > V_{REF}$ ). The ADC counter starts counting until the HSCOMP comparator trips. When the HSCOMP trips, the ADC sequencer sets the interrupt (ADC\_RES bit [8]) in the INTR register. The counter value can be read using the VIN\_CNT bits [15:0] in the ADC\_RES register.

If the ADC\_MODE is VREF\_CNT or VREF\_BY2\_CNT, the counter value is called as TgndToVref and if the mode is VIN\_CNT, it is called as TSourceSample when  $V_{IN} < V_{REF}$  and TSinkSample when  $V_{IN} > V_{REF}$  as shown in Figure 22-23.

It is recommended to always enable AutoZero of HSCOMP when ADC functionality is enabled.




Figure 22-23. Input Voltage Measurement



#### VREF/2

The ADC sequencer enters this state only if the ADC\_MODE is VREF\_BY2\_CNT. In this state, the voltage on the  $C_{REF}$  is discharged from VREF for a duration equal to Thalf = TgndToVref/2, as shown in Figure 22-21. The ADC sequencer automatically calculates the TgndToVref/2 value and configures the IDACB in sinking mode to discharge  $C_{REF}$ .

#### **Calibration Measure**

The ADC sequencer enters this state only if the ADC\_MODE is VREF\_BY2\_CNT. In this state  $C_{REF}$  capacitor is charged until the voltage reaches  $V_{REF}$ , as shown in Figure 22-21. The ADC counter starts counting until the HSCOMP comparator trips. When the voltage on  $C_{REF}$  reaches  $V_{REF}$ , the HSCOMP trips and an interrupt is generated. The counter value can be read using the VIN\_CNT bits [15:0] in the ADC\_RES register and is called as Trecover.

When all the prerequisite internal measurements and input voltage measurements are completed, the input voltage can be computed using the following equations:

```
SourceStep = Vref / TgndToVref;
```

```
SinkStep = SourceStep * (Trecover *2 /
TgndToVref);
if (HSCMP_POL==1)
{    // Vin is below Vref, IDACB was sourcing
    Vin = Vref - TSourceSample * SourceStep;
}
else
{    // Vin is above Vref, IDACB was sinking
    Vin = Vref + TSinkSample * SinkStep;
}
```

#### 22.3.6 Clock Generation


The clock generation block generates the clock signal required for the switches in the GPIO and the clock for the CapSense and ADC counter.

Figure 22-24 shows the CapSense clock architecture. The SampleClk is generated using the PERI divider. The SampleClk is used as the input clock for CSD and ADC counters.

The SenseClk is used to control the switches in the GPIO. It can be generated using the following methods:

- Direct Clock
- Direct Clock with PWM
- Spread Spectrum Clock

Figure 22-24. Clock Generation for CapSense




#### 22.3.6.1 Direct Clock

In the direct clock configuration, the SenseClk is a divided version of SampleClk. The divider value is specified using the SENSE\_DIV bits [11:0] in the SENSE\_PERIOD register. The base ratio of SenseClk to SampleClk is equal to SENSE\_DIV+1. The duty cycle is 50 percent for odd value of SENSE\_DIV and greater than 50 percent for even values of SENSE\_DIV.



Figure 22-25. SenseClk Generation with PWM and Spread Spectrum Turned Off




#### 22.3.6.2 Direct Clock with PWM

In this configuration, the duty cycle of the SenseClk can be varied by specifying the pulse width in the SENSE\_WIDTH bits [11:0] of SENSE\_DUTY register as shown in

Figure 22-26. The period of SenseClk is decided by the SENSE\_DIV register. The direct clock with PWM can be used when low-EMI switches are used for sensor charging/discharging.

Figure 22-26. SenseClk Generation with PWM ON and Spread Spectrum OFF



# 22.3.6.3 Spread Spectrum Clock

In the spread spectrum configuration, the frequency of the SenseClk is spread over a desired range. The spread spectrum clock is generated by dividing the SampleClk with a divider (M), which is obtained by adding the output of the Linear Feedback Shift Register (LFSR) with the SENSE\_DIV value.

The LFSR length can be set using the LFSR\_SIZE bits [18:16] in the SENSE\_PERIOD register. The output of the LFSR block is scaled with a value specified by the LFSR\_SCALE bits [23:20] in the SENSE\_PERIOD register.

The scaled LFSR value is then added with the SENSE\_DIV value to generate SenseClk as shown in Figure 22-27. In addition to the frequency spreading, the width of the SenseClk can be varied (Figure 22-28) by configuring the SENSE\_WIDTH bits, as explained in Direct Clock with PWM on page 280.

Figure 22-27. SenseClk Generation with PWM OFF and Spread Spectrum ON





Figure 22-28. SenseClk Generation with both PWM and Spread Spectrum ON



The SenseClk can also be generated as a pseudo-random sequence signal by configuring the SEL\_LFSR\_MSB bit [25] in the SENSE\_PERIOD register. In this case, the MSB of the LFSR register is used as SenseClk.

**Note:** The PRS mode is similar to the 8-bit and12-bit PRS supported in earlier generations of CapSense devices.



# 22.4 General-Purpose Resources

If the CapSense block is not used for touch sensing, the CSDCOMP and the two IDACs can be used as general-purpose analog blocks.

You can use AMUXBUSA/B to connect any CapSense-supported GPIO to the positive input of the CSDCOMP. The negative input of the CSDCOMP is connected to the REFGEN. The AMUXBUSA/B can also be used as an analog multiplexer at the comparator input. The CSDCMP register controls the comparator operation.

If AMUXBUS is required for other uses, the SW\_CMP\_P\_SEL register can be used to connect the positive terminal of the CSDCOMP to the fixed CEXT1, CEXT2, and CEXT3 pins. The output of the comparator is connected to a dedicated pin CSD.COMP. See the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for details on the pin number.

Both the IDAC-A/B can operate in the general-purpose mode by configuring the IDACx.LEGy.MODE register to GP\_STATIC or just GP mode. In the GP\_STATIC mode, output of each leg is not shunted when the IDAC leg is disabled. This action saves power when the IDAC is turned OFF but, results in longer time to switch ON/OFF.

In the GP mode, the output of each leg is shunted when the IDAC leg is disabled. This action results in faster ON/OFF switching of the IDAC leg, but power is wasted when the leg is disabled.

The output of IDAC can be connected to GPIOs using either AMUXBUSA or AMUXBUSB. It is also possible to connect the both IDACs to a single AMUXBUS.

# 22.5 Register List

The following table lists the important CapSense registers.

Table 22-1. CapSense Register List

Register Name	Description
CONFIG	This register is used for configuration and control of the CapSense block
STAT_SEQ	This register indicates the current status of the CSD and ADC sequencer
STAT_CNTS	This register indicates the number of conversions remaining when in sample states
RESULT_VAL1	This register indicates the CapSense counter output for CSD and CSX operation
RESULT_VAL2	This register indicates the CapSense counter output for CSX operation when dual counter is enabled
ADC_RES	This register indicates the ADC counter output
INTR	This is the CapSense interrupt request register.
HSCMP	This register is used for enabling HSCOMP
AMBUF	This register is used to configure the power mode of AMUXBUFFER
REFGEN	This register is used to configure the REFGEN block
CSDCMP	This register is used for configuring CSDCOMP
IDACA	This register is used for IDACA Configuration
IDACB	This register is used for IDACB Configuration
SW_RES	This register is used to configure the low-EMI switches
SENSE_PERIOD	This register is used to set the SenseClk divider and LFSR size
SENSE_DUTY	This register is used to set the SenseClk width
SEQ_TIME	This register is used to specify the auto-zero time
SEQ_INIT_CNT	This register is used to specify the CSD sequencer initial conversion duration
SEQ_NORM_CNT	This register is used to specify the CSD sequencer normal conversion duration
ADC_CTL	This register is used to configure the ADC mode
SEQ_START	This register is used to control the Sequencer



# 23. Temperature Sensor



PSoC<sup>®</sup> 4 has an on-chip temperature sensor that is used to measure the internal die temperature. The sensor consists of a transistor connected in diode configuration.

# 23.1 Features

The temperature sensor has the following features:

- ±5° Celsius accuracy over temperature range –40 °C to +85 °C
- 0.5° Celsius/LSB resolution (without amplification) when using a 12-bit SAR ADC with a 1.2-V reference
- 10 µs settling time

# 23.2 How it Works

The temperature sensor consists of a single bipolar junction transistor (BJT) in the form of a diode. Its base-to-emitter voltage ( $V_{BE}$ ) has a strong dependence on temperature at a constant collector current and zero collector-base voltage. This property is used to calculate the die temperature by measuring the  $V_{BE}$  of the transistor using SAR ADC, as shown in Figure 23-1.




Figure 23-1. Temperature Sensing Mechanism

The analog output from the sensor ( $V_{BE}$ ) is measured using the SAR ADC. Die temperature in °C can be calculated from the ADC results as given in the following equation:

Temp = 
$$(A \times SAR_{out} + 2^{10}xB) + T_{adjust}$$
 Equation 23-1

- Temp is the slope compensated temperature in °C represented as Q16.16 fixed point number format.
- 'A' is the 16-bit multiplier constant. The value of A is determined using the PSoC 4 family characterization data of two point slope calculation. It is calculated as given in the following equation.



A = (signed int) 
$$\left(2^{16} \left(\frac{100^{\circ}\text{C} - (-40^{\circ}\text{C})}{\text{SAR}_{100^{\circ}\text{C}} - \text{SAR}_{-40^{\circ}\text{C}}}\right)\right)$$
 Equation 23-2

Where,

SAR<sub>100C</sub> = ADC counts at 100°C

 $SAR_{-40C} = ADC$  counts at -40°C

Constant 'A' is stored in a register SFLASH SAR TEMP MULTIPLIER.

'B' is the 16-bit offset value. The value of B is determined on a per die basis by taking care of all the process variations and the actual bias current (I<sub>bias</sub>) present in the chip. It is calculated as given in the following equation.

B = (unsigned int) 
$$\left(2^6 \times 100^{\circ} \text{C} - \left(\frac{\text{A} \times \text{SAR}_{100\text{C}}}{2^{10}}\right)\right)$$
 Equation 23-3

Where,

SAR<sub>100C</sub> = ADC counts at 100°C

Constant 'B' is stored in a register SFLASH SAR TEMP OFFSET.


T<sub>adjust</sub> is the slope correction factor in °C. The temperature sensor is corrected for dual slopes using the slope correction factor. It is evaluated based on the result obtained without slope correction, that is, evaluating T<sub>initial</sub> = (A×SAR<sub>out</sub>+ 2<sup>10</sup>×B). If it is greater than the center value (15°C), then T<sub>adjust</sub> is given by the following equation.

$$T_{adjust} = \left(\frac{0.5^{\circ}C}{100^{\circ}C - 15^{\circ}C} \times (100^{\circ}C \times 2^{16} - T_{initial})\right)$$
Equation 23-4

If less than center value, then Tadjust is given by the following equation.

$$T_{adjust} = \left(\frac{0.5^{\circ}C}{40^{\circ}C + 15^{\circ}C} \times (40^{\circ}C \times 2^{16} - T_{initial})\right)$$
 Equation 23-5

Figure 23-2. Temperature Error Compensation



**Note** A and B are 16-bit constants stored in flash during factory calibration. Note that these constants are valid only when the SAR ADC is running at 12-bit resolution with a 1.2-V reference.

# 23.3 Temperature Sensor Configuration

The temperature sensor output is routed to the positive input of SAR ADC via dedicated switches, which can be controlled by sequencer, or firmware. See the SAR ADC chapter on page 205 for details on how to read the temperature sensor output using the ADC.

284



# 23.4 Algorithm

- 1. Enable the SARMUX and SAR ADC.
- 2. Configure SAR ADC in single-ended mode with  $V_{NEG} = V_{SS}$ ,  $V_{REF} = 1.2 \text{ V}$ , 12-bit resolution, and right-aligned result.
- 3. Enable the temperature sensor.
- 4. Get the digital output from the SAR ADC.
- 5. Fetch 'A' from SFLASH\_SAR\_TEMP\_MULTIPLIER and 'B' from SFLASH\_SAR\_TEMP\_OFFSET.
- 6. Calculate the die temperature using the linear equation (Equation 23-1).

For example, let A = 0xBC4B and B = 0x65B4. Assume that the output of SAR ADC ( $V_{BE}$ ) is 0x595 at a given temperature

Firmware does the following calculations:

- a. Multiply A and  $V_{BE}$ : 0xBC4B × 0x595 = (-17333)<sub>10</sub> × (1429)<sub>10</sub> = (-24768857)<sub>10</sub>
- b. Multiply B and 1024:  $0x65B4 \times 0x400 = (26036)_{10} \times (1024)_{10} = (26660864)_{10}$
- c. Add the result of steps 1 and 2 to get  $T_{initial}$ :  $(-24768857)_{10}$  +  $(26660864)_{10}$  =  $(1892007)_{10}$  = 0x1CDEA7
- d. Calculate  $T_{adjust}$  using  $T_{initial}$  value:  $T_{initial}$  is the upper 16 bits multiplied by  $2^{16}$ , that is,  $0x1C00 = (1835008)_{10}$ . It is greater than 15°C (0x1C upper 16 bits). Use Equation 4 to calculate  $T_{adjust}$ . It comes to  $0x6C6C = (27756)_{10}$
- e. Add  $T_{adjust}$  to  $T_{initial}$ :  $(1892007)_{10} + (27756)_{10} = (1919763)_{10} = 0x1D4B13$
- f. The integer part of temperature is the upper 16 bits =  $0x001D = (29)_{10}$
- g. The decimal part of temperature is the lower 16 bits =  $0x4B13 = (0.19219)_{10}$
- h. Combining the result of steps f and g, Temp = 29.19219 °C ~ 29.2°C

# 23.5 Registers

Name	Description
SAR_MUX_SWITCH0	This register has the SAR_MUX_FW_TEMP_VPLUS field to connect the temperature sensor to the SAR MUX terminal.
SAR_MUX_SWITCH_STATUS	This register provides the status of the temperature sensor switch connection to SAR MUX.
SFLASH_SAR_TEMP_MULTIPLIER	Multiplier constant 'A' as defined in Equation 23-1.
SFLASH_SAR_TEMP_OFFSET	Constant 'B' as defined in Equation 23-1.



# Section F: Program and Debug




This section encompasses the following chapters:

- Program and Debug Interface chapter on page 289
- Nonvolatile Memory Programming chapter on page 297

# **Top Level Architecture**

Program and Debug Block Diagram





# 24. Program and Debug Interface



The PSoC<sup>®</sup> 4 Program and Debug interface provides a communication gateway for an external device to perform programming or debugging. The external device can be a Cypress-supplied programmer and debugger, or a third-party device that supports programming and debugging. The serial wire debug (SWD) interface is used as the communication protocol between the external device and PSoC 4.

# 24.1 Features

- Programming and debugging through the SWD interface
- Four hardware breakpoints and two hardware watchpoints while debugging
- Read and write access to all memory and registers in the system while debugging, including the Cortex-M0+ register bank when the core is running or halted

# 24.2 Functional Description

Figure 24-1 shows the block diagram of the program and debug interface in PSoC 4. The Cortex-M0+ debug and access port (DAP) acts as the program and debug interface. The external programmer or debugger, also known as the "host", communicates with the DAP of the PSoC 4 "target" using the two pins of the SWD interface - the bidirectional data pin (SWDIO) and the host-driven clock pin (SWDCK). The SWD physical port pins (SWDIO and SWDCK) communicate with the DAP through the high-speed I/O matrix (HSIOM). See the I/O System chapter on page 65 for details on HSIOM.




Figure 24-1. Program and Debug Interface

The DAP communicates with the Cortex-M0+ CPU using the ARM-specified advanced high-performance bus (AHB) interface. AHB is the systems interconnect protocol used inside the device, which facilitates memory and peripheral register access by the AHB master. The device has two AHB masters – ARM CM0 CPU core and DAP. The external device can effectively take control of the entire device through the DAP to perform programming and debugging operations.



# 24.3 Serial Wire Debug (SWD) Interface


PSoC 4's Cortex-M0+ supports programming and debugging through the SWD interface. The SWD protocol is a packet-based serial transaction protocol. At the pin level, it uses a single bidirectional data signal (SWDIO) and a unidirectional clock signal (SWDCK). The host programmer always drives the clock line, whereas either the host or the target drives the data line. A complete data transfer (one SWD packet) requires 46 clocks and consists of three phases:


- Host Packet Request Phase The host issues a request to the PSoC 4 target.
- Target Acknowledge Response Phase The PSoC 4 target sends an acknowledgement to the host.
- Data Transfer Phase The host or target writes data to the bus, depending on the direction of the transfer.

When control of the SWDIO line passes from the host to the target, or vice versa, there is a turnaround period (Trn) where neither device drives the line and it floats in a high-impedance (Hi-Z) state. This period is either one-half or one and a half clock cycles, depending on the transition.

Figure 24-2 shows the timing diagrams of read and write SWD packets.

Figure 24-2. SWD Write and Read Packet Timing Diagrams





The sequence to transmit SWD read and write packets are as follows:

- 1. Host Packet Request Phase: SWDIO driven by the host
  - a. The start bit initiates a transfer; it is always logic 1.
  - The "AP not DP" (APnDP) bit determines whether the transfer is an AP access – 1b1 or a DP access – 1b0.
  - c. The "Read not Write" bit (RnW) controls which direction the data transfer is in. 1b1 represents a 'read from' the target, or 1b0 for a 'write to' the target.
  - d. The Address bits (A[3:2]) are register select bits for AP or DP, depending on the APnDP bit value. See Table 24-3 and Table 24-4 for definitions.
    - Note Address bits are transmitted with the LSB first.
  - e. The parity bit contains the parity of APnDP, RnW, and ADDR bits. It is an even parity bit; this means, when XORed with the other bits, the result will be 0.

If the parity bit is not correct, the header is ignored by PSoC 4; there is no ACK response (ACK = 3b111). The programming operation should be aborted and retried again by following a device reset.

- f. The stop bit is always logic 0.
- g. The park bit is always logic 1.
- 2. Target Acknowledge Response Phase: SWDIO driven by the target
  - The ACK[2:0] bits represent the target to host response, indicating failure or success, among other results. See Table 24-1 for definitions.

Note ACK bits are transmitted with the LSB first.

- 3. Data Transfer Phase: SWDIO driven by either target or host depending on direction
  - The data for read or write is written to the bus, LSB first.



b. The data parity bit indicates the parity of the data read or written. It is an even parity; this means when XORed with the data bits, the result will be 0.

If the parity bit indicates a data error, corrective action should be taken. For a read packet, if the host detects a parity error, it must abort the programming operation and restart. For a write packet, if the target detects a parity error, it generates a FAULT ACK response in the next packet.

According to the SWD protocol, the host can generate any number of SWDCK clock cycles between two packets with SWDIO low. It is recommended to generate three or more dummy clock cycles between two SWD packets if the clock is not free-running or to make the clock free-running in IDLE mode.

The SWD interface can be reset by clocking the SWDCK line for 50 or more cycles with SWDIO high. To return to the idle state, clock the SWDIO low once.

# 24.3.1 SWD Timing Details

The SWDIO line is written to and read at different times depending on the direction of communication. The host drives the SWDIO line during the Host Packet Request Phase and, if the host is writing data to the target, during the Data Transfer phase as well. When the host is driving the SWDIO line, each new bit is written by the host on falling SWDCK edges, and read by the target on rising SWDCK edges. The target drives the SWDIO line during the Target Acknowledge Response Phase and, if the target is reading out data, during the Data Transfer Phase as well. When the target is driving the SWDIO line, each new bit is written by the target on rising SWDCK edges, and read by the host on falling SWDCK edges.

Table 24-1 and Figure 24-2 illustrate the timing of SWDIO bit writes and reads.

Table 24-1. SWDIO Bit Write and Read Timing

SWD Packet Phase	SWDIO Edge		
SWD Packet Phase	Falling	Rising	
Host Packet Request	LLa at Maita	Tannah Daard	
Host Data Transfer	Host Write	Target Read	
Target Ack Response	Heat Dead	Tana at Maita	
Target Data Transfer	Host Read	Target Write	

## 24.3.2 ACK Details

The acknowledge (ACK) bit-field is used to communicate the status of the previous transfer. OK ACK means that previous packet was successful. A WAIT response requires a data phase. For a FAULT status, the programming operation should be aborted immediately. Table 24-2 shows the ACK bit-field decoding details.

Table 24-2. SWD Transfer ACK Response Decoding

Response	ACK[2:0]
OK	3b001
WAIT	3b010
FAULT	3b100
NO ACK	3b111

Details on WAIT and FAULT response behaviors are as follows:

- For a WAIT response, if the transaction is a read, the host should ignore the data read in the data phase. The target does not drive the line and the host must not check the parity bit as well.
- For a WAIT response, if the transaction is a write, the data phase is ignored by the PSoC 4. But, the host must still send the data to be written to complete the packet. The parity bit corresponding to the data should also be sent by the host.
- For a WAIT response, it means that the PSoC 4 is processing the previous transaction. The host can try for a maximum of four continuous WAIT responses to see if an OK response is received. If it fails, then the programming operation should be aborted and retried again.
- For a FAULT response, the programming operation should be aborted and retried again by doing a device reset.

# 24.3.3 Turnaround (Trn) Period Details

There is a turnaround period between the packet request and the ACK phases, as well as between the ACK and the data phases for host write transfers, as shown in Figure 24-2. According to the SWD protocol, the Trn period is used by both the host and target to change the drive modes on their respective SWDIO lines. During the first Trn period after the packet request, the target starts driving the ACK data on the SWDIO line on the rising edge of SWDCK. This action ensures that the host can read the ACK data on the next falling edge. Thus, the first Trn period lasts only one-half cycle. The second Trn period of the SWD packet is one and a half cycles. Neither the host nor the PSoC 4 should drive the SWDIO line during the Trn period.



# 24.4 Cortex-M0+ Debug and Access Port (DAP)

The Cortex-M0+ program and debug interface includes a Debug Port (DP) and an Access Port (AP), which combine to form the DAP. The debug port implements the state machine for the SWD interface protocol that enables communication with the host device. It also includes registers for the configuration of access port, DAP identification code, and so on. The access port contains registers that enable the external device to access the Cortex-M0+ DAP-AHB interface. Typically, the DP registers are used for a one time configuration or for error detection purposes, and the AP registers are used to perform the programming and debugging operations. Complete architecture details of the DAP is available in the ARM® Debug Interface v5 Architecture Specification.

# 24.4.1 Debug Port (DP) Registers

Table 24-3 shows the Cortex-M0+ DP registers used for programming and debugging, along with the corresponding SWD address bit selections. The APnDP bit is always zero for DP register accesses. Two address bits (A[3:2]) are used for selecting among the different DP registers. Note that for the same address bits, different DP registers can be accessed depending on whether it is a read or a write operation. See the ARM® Debug Interface v5 Architecture Specification for details on all of the DP registers.

Table 24-3. Main Debug Port (DP) Registers

Register	APnDP	Address A[3:2]	RnW	Full Name	Register Functionality
ABORT	0 (DP)	2b00	0 (W)	AP Abort Register	This register is used to force a DAP abort and to clear the error and sticky flag conditions.
IDCODE	0 (DP)	2b00	1 (R)	Identification Code Register	This register holds the SWD ID of the Cortex-M0+ CPU, which is 0x0BB11477.
CTRL/STAT	0 (DP)	2b01	X (R/W)	Control and Status Register	This register allows control of the DP and contains status information about the DP.
SELECT	0 (DP)	2b10	0 (W)	AP Select Register	This register is used to select the current AP. In PSoC 4, there is only one AP, which interfaces with the DAP AHB.
RDBUFF	0 (DP)	2b11	1 (R)	Read Buffer Register	This register holds the result of the last AP read operation.

# 24.4.2 Access Port (AP) Registers

Table 24-4 lists the main Cortex-M0+ AP registers that are used for programming and debugging, along with the corresponding SWD address bit selections. The APnDP bit is always one for AP register accesses. Two address bits (A[3:2]) are used for selecting the different AP registers.

Table 24-4. Main Access Port (AP) Registers

Register	APnDP	Address A[3:2]	RnW	Full Name	Register Functionality
CSW	1 (AP)	2b00	X (R/W)	Control and Status Word Register (CSW)	This register configures and controls accesses through the memory access port to a connected memory system (which is the PSoC 4 Memory map)
TAR	1 (AP)	2b01	X (R/W)	Transfer Address Register	This register is used to specify the 32-bit memory address to be read from or written to
DRW	1 (AP)	2b11	X (R/W)	Data Read and Write Register	This register holds the 32-bit data read from or to be written to the address specified in the TAR register

292



# 24.5 Programming the PSoC 4 Device

PSoC 4 is programmed using the following sequence. Refer to the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC 4400, PSoC 4000S, PSoC 4700S Device Programming Specifications for complete details on the programming algorithm, timing specifications, and hardware configuration required for programming.

- 1. Acquire the SWD port in PSoC 4.
- 2. Enter the programming mode.
- Execute the device programming routines such as Silicon ID Check, Flash Programming, Flash Verification, and Checksum Verification.

# 24.5.1 SWD Port Acquisition

# 24.5.1.1 Primary and Secondary SWD Pin

The first step in device programming is to acquire the SWD port in PSoC 4. Refer to the PSoC 4100S datasheet and PSoC 4100S Plus datasheet for information on SWD pins.

If two SWD pin pairs are available in the device, the SWD\_CONFIG register in the supervisory flash region is used to select between one of the two SWD pin pairs that can be used for programming and debugging. Note that only one of the SWD pin pairs can be used during any programming or debugging session. The default selection for devices coming from the factory is the primary SWD pin pair. To select the secondary SWD pin pair, it is necessary to program the device using the primary pair with the hex file that enables the secondary pin pair configuration. Afterwards, the secondary SWD pin pair may be used.

## 24.5.1.2 SWD Port Acquire Sequence

The first step in device programming is for the host to acquire the target's SWD port. The host first performs a device reset by asserting the external reset (XRES) pin. After removing the XRES signal, the host must send an SWD connect sequence for the device within the acquire window to connect to the SWD interface in the DAP. The pseudo code for the sequence is given here.

## Code 1. SWD Port Acquire Pseudo Code

```
ToggleXRES(); // Toggle XRES pin to reset
device

//Execute ARM's connection sequence to
```

```
//Execute ARM's connection sequence to
acquire SWD-port
do
{
    SWD_LineReset(); //perform a line reset
(50+ SWDCK clocks with SWDIO high)
    ack = Read_DAP ( IDCODE, out ID); //Read
the IDCODE DP register
```

```
}while ((ack != OK) && time_elapsed < ms); //
retry connection until OK ACK or timeout</pre>
```

```
if (time_elapsed >= ms) return FAIL; //check for
acquire time out
```

```
if (ID != CMOP_ID) return FAIL; //confirm SWD
ID of Cortex-MO+ CPU. (0x0BC11477)
```

In this pseudo code, SWD\_LineReset() is the standard ARM command to reset the debug access port. It consists of more than 49 SWDCK clock cycles with SWDIO high. The transaction must be completed by sending at least one SWDCK clock cycle with SWDIO asserted LOW. This sequence synchronizes the programmer and the chip. Read\_DAP() refers to the read of the IDCODE register in the debug port. The sequence of line reset and IDCODE read should be repeated until an OK ACK is received for the IDCODE read or a timeout ( ms) occurs. The SWD port is said to be in the acquired state if an OK ACK is received within the time window and the IDCODE read matches with that of the Cortex-MO+DAP.

# 24.5.2 SWD Programming Mode Entry

After the SWD port is acquired, the host must enter the device programming mode within a specific time window. This is done by setting the TEST\_MODE bit (bit 31) in the test mode control register (MODE register). The debug port should also be configured before entering the device programming mode. Timing specifications and pseudo code for entering the programming mode are detailed in the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC 4400, PSoC 4000S, PSoC 4700S Device Programming Specifications document. The minimum required clock frequency for the Port Acquire step and this step to succeed is 1.5 MHz.

# 24.5.3 SWD Programming Routines Executions

When the device is in programming mode, the external programmer can start sending the SWD packet sequence for performing programming operations such as flash erase, flash program, checksum verification, and so on. The programming routines are explained in the Nonvolatile Memory Programming chapter on page 297. The exact sequence of calling the programming routines is given in the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC 4400, PSoC 4000S, PSoC 4700S Device Programming Specifications.



# 24.6 PSoC 4 SWD Debug Interface

Cortex-M0+ DAP debugging features are classified into two types: invasive debugging and noninvasive debugging. Invasive debugging includes program halting and stepping, breakpoints, and data watchpoints. Noninvasive debugging includes instruction address profiling and device memory access, which includes the flash memory, SRAM, and other peripheral registers.

The DAP has three major debug subsystems:

- Debug Control and Configuration registers
- Breakpoint Unit (BPU) provides breakpoint support
- Debug Watchpoint (DWT) provides watchpoint support. Trace is not supported in Cortex-M0+ Debug.

See the ARMv6-M Architecture Reference Manual for complete details on the debug architecture.

# 24.6.1 Debug Control and Configuration Registers

The debug control and configuration registers are used to execute firmware debugging. The registers and their key functions are as follows. See the *ARMv6-M Architecture Reference Manual* for complete bit level definitions of these registers.

- Debug Halting Control and Status Register (CM0P\_DHCSR) – This register contains the control bits to enable debug, halt the CPU, and perform a singlestep operation. It also includes status bits for the debug state of the processor.
- Debug Fault Status Register (CM0P\_DFSR) This register describes the reason a debug event has occurred and includes debug events, which are caused by a CPU halt, breakpoint event, or watchpoint event.
- Debug Core Register Selector Register (CM0P\_DCRSR) This register is used to select the general-purpose register in the Cortex-M0+ CPU to which a read or write operation must be performed by the external debugger.
- Debug Core Register Data Register (CM0P\_DCRDR) This register is used to store the data to write to or read from the register selected in the CM0P\_DCRSR register.
- Debug Exception and Monitor Control Register (CM0P\_DEMCR) – This register contains the enable bits for global debug watchpoint (DWT) block enable, reset vector catch, and hard fault exception catch.

# 24.6.2 Breakpoint Unit (BPU)

The BPU provides breakpoint functionality on instruction fetches. The Cortex-M0+ DAP in PSoC 4 supports up to four hardware breakpoints. Along with the hardware breakpoints, any number of software breakpoints can be created by using

the BKPT instruction in the Cortex-M0+. The BPU has two types of registers.

- The breakpoint control register (CM0P\_BP\_CTRL) is used to enable the BPU and store the number of hardware breakpoints supported by the debug system (four for CM0 DAP in the PSoC 4).
- Each hardware breakpoint has a Breakpoint Compare Register (CM0P\_BP\_COMPx). It contains the enable bit for the breakpoint, the compare address value, and the match condition that will trigger a breakpoint debug event. The typical use case is that when an instruction fetch address matches the compare address of a breakpoint, a breakpoint event is generated and the processor is halted.

# 24.6.3 Data Watchpoint (DWT)

The DWT provides watchpoint support on a data address access or a program counter (PC) instruction address. The DWT supports two watchpoints. It also provides external program counter sampling using a PC sample register, which can be used for noninvasive coarse profiling of the program counter. The most important registers in the DWT are as follows.

- The watchpoint compare (CM0P\_DWT\_COMPx) registers store the compare values that are used by the watchpoint comparator for the generation of watchpoint events. Each watchpoint has an associated DWT\_COMPx register.
- The watchpoint mask (CM0P\_DWT\_MASKx) registers store the ignore masks applied to the address range matching in the associated watchpoints.
- The watchpoint function (CM0P\_DWT\_FUNCTIONx) registers store the conditions that trigger the watchpoint events. They may be program counter watchpoint event or data address read/write access watchpoint events. A status bit is also set when the associated watchpoint event has occurred.
- The watchpoint comparator PC sample register (CM0P\_DWT\_PCSR) stores the current value of the program counter. This register is used for coarse, non-invasive profiling of the program counter register.

# 24.6.4 Debugging the PSoC 4 Device

The host debugs the target PSoC 4 by accessing the debug control and configuration registers, registers in the BPU, and registers in the DWT. All registers are accessed through the SWD interface; the SWD debug port (SW-DP) in the Cortex-M0+ DAP converts the SWD packets to appropriate register access through the DAP-AHB interface.

The first step in debugging the target PSoC 4 is to acquire the SWD port. The acquire sequence consists of an SWD line reset sequence and read of the DAP SWDID through the SWD interface. The SWD port is acquired when the correct CM0 DAP SWDID is read from the target device. For



the debug transactions to occur on the SWD interface, the corresponding pins should not be used for any other purpose. See the I/O System chapter on page 65 to understand how to configure the SWD port pins, allowing them to be used only for SWD interface or for other functions such as LCD and GPIO. If debugging is required, the SWD port pins should not be used for other purposes. If only programming support is needed, the SWD pins can be used for other purposes.

When the SWD port is acquired, the external debugger sets the C\_DEBUGEN bit in the DHCSR register to enable debugging. Then, the different debugging operations such as stepping, halting, breakpoint configuration, and watchpoint configuration are carried out by writing to the appropriate registers in the debug system.

Debugging the target device is also affected by the overall device protection setting, which is explained in the Device Security chapter on page 113. Only the OPEN protected mode supports device debugging. The external debugger and the target device connection is not lost for a device transition from Active mode to either Sleep or Deep-Sleep modes. When the device enters the Active mode from either Deep-Sleep or Sleep modes, the debugger can resume its actions without initiating a connect sequence again.

# 24.7 Registers

Table 24-5. List of Registers

Register Name	Description	
CM0P_DHCSR	Debug Halting Control and Status Register	
CM0P_DFSR	Debug Fault Status Register	
CM0P_DCRSR	Debug Core Register Selector Register	
CM0P_DCRDR	Debug Core Register Data Register	
CM0P_DEMCR	Debug Exception and Monitor Control Register	
CM0P_BP_CTRL	Breakpoint control register	
CM0P_BP_COMPx	Breakpoint Compare Register	
CM0P_DWT_COMPx	Watchpoint Compare Register	
CM0P_DWT_MASKx	Watchpoint Mask Register	
CM0P_DWT_FUNCTIONx	Watchpoint Function Register	
CM0P_DWT_PCSR	Watchpoint Comparator PC Sample Register	



# 25. Nonvolatile Memory Programming



Nonvolatile memory programming refers to the programming of flash memory in the PSoC® 4 device. This chapter explains the different functions that are part of device programming, such as erase, write, program, and checksum calculation. Cypress-supplied programmers and other third-party programmers can use these functions to program the PSoC 4 device with the data in an application hex file. They can also be used to perform bootload operations where the CPU will update a portion of the flash memory.

## 25.1 Features

- Supports programming through the debug and access port (DAP) and Cortex-M0+ CPU
- Supports both blocking and non-blocking flash program and erase operations from the Cortex-M0+ CPU

# 25.2 Functional Description

Flash programming operations are implemented as system calls. System calls are executed out of SROM in the privileged mode of operation. The user has no access to read or modify the SROM code. The DAP or the CM0+ CPU requests the system call by writing the function opcode and parameters to the System Performance Controller Interface (SPCIF) input registers, and then requesting the SROM to execute the function. Based on the function opcode, the System Performance Controller (SPC) executes the corresponding system call from SROM and updates the SPCIF status register. The DAP or the CPU should read this status register for the pass/fail result of the function execution. As part of function execution, the code in SROM interacts with the SPCIF to do the actual flash programming operations.

PSoC 4 flash is programmed using a Program Erase Program (PEP) sequence. The flash cells are all programmed to a known state, erased, and then the selected bits are programmed. This sequence increases the life of the flash by balancing the stored charge. When writing to flash the data is first copied to a page latch buffer. The flash write functions are then used to transfer this data to flash.

External programmers program the flash memory in PSoC 4 using the SWD protocol by sending the commands to the Debug and Access Port (DAP). The programming sequence for the PSoC 4 device with an external programmer is given in the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC 4400, PSoC 4000S, PSoC 4100S, PSoC 4700S Programming Specifications. Flash memory can also be programmed by the CM0+ CPU by accessing the relevant registers through the AHB interface. This type of programming is typically used to update a portion of the flash memory as part of a bootload operation, or other application requirements, such as updating a lookup table stored in the flash memory. All write operations to flash memory, whether from the DAP or from the CPU, are done through the SPCIF.

**Note** It can take as much as 20 milliseconds to write to flash. During this time, the device should not be reset, or unexpected changes may be made to portions of the flash. Reset sources (see the Reset System chapter on page 111) include XRES pin, software reset, and watchdog; make sure that these are not inadvertently activated. In addition, the low-voltage detect circuits should be configured to generate an interrupt instead of a reset.

**Note** PSoC 4 implements a User Supervisory Flash (SFlash), which can be used to store application-specific information. These rows are not part of the hex file; their programming is optional.



# 25.3 System Call Implementation

A system call consists of the following items:

- Opcode: A unique 8-bit opcode
- Parameters: Two 8-bit parameters are mandatory for all system calls. These parameters are referred to as key1 and key2, and are defined as follows:

key1 = 0xB6

key2 = 0xD3 + Opcode

The two keys are passed to ensure that the user system call is not initiated by mistake. If the key1 and key2 parameters are not correct, the SROM does not execute the function, and returns an error code. Apart from these two parameters, additional parameters may be required depending on the specific function being called.

- Return Values: Some system calls also return a value on completion of their execution, such as the silicon ID or a checksum.
- Completion Status: Each system call returns a 32-bit status that the CPU or DAP can read to verify success or determine the reason for failure.

# 25.4 Blocking and Non-Blocking System Calls

System call functions can be categorized as blocking or non-blocking based on the nature of their execution. Blocking system calls are those where the CPU cannot execute any other task in parallel other than the execution of the system call. When a blocking system call is called from a process, the CPU jumps to the code corresponding in SROM. When the execution is complete, the original thread execution resumes. Non-blocking system calls allow the CPU to execute some other code in parallel and communicate the completion of interim system call tasks to the CPU through an interrupt.

Non-blocking system calls are only used when the CPU initiates the system call. The DAP will only use system calls during the programming mode and the CPU is halted during this process.

The three non-blocking system calls are Non-Blocking Write Row, Non-Blocking Program Row, and Resume Non-Blocking, respectively. All other system calls are blocking.

Because the CPU cannot execute code from flash while doing an erase or program operation on the flash, the non-blocking system calls can only be called from a code executing out of SRAM. If the non-blocking functions are called from flash memory, the result is undefined and may return a bus error and trigger a hard fault when the flash fetch operation is being done.

The System Performance Controller (SPC) is the block that generates the properly sequenced high-voltage pulses required for erase and program operations of the flash mem-

ory. When a non-blocking function is called from SRAM, the SPC timer triggers its interrupt when each of the sub-operations in a write or program operation is complete. Call the Resume Non-Blocking function from the SPC interrupt service routine (ISR) to ensure that the subsequent steps in the system call are completed. Because the CPU can execute code only from the SRAM when a non-blocking write or program operation is being done, the SPC ISR should also be located in the SRAM. The SPC interrupt is triggered once in the case of a non-blocking program function or thrice in a non-blocking write operation. The Resume Non-Blocking function call done in the SPC ISR is called once in a non-blocking program operation and thrice in a non-blocking write operation.

The pseudo code for using a non-blocking write system call and executing user code out of SRAM is given later in this chapter.

# 25.4.1 Performing a System Call

The steps to initiate a system call are as follows:

- Set up the function parameters: The two possible methods for preparing the function parameters (key1, key2, additional parameters) are:
  - a. Write the function parameters to the CPUSS\_SYSARG register: This method is used for functions that retrieve their parameters from the CPUSS\_SYSARG register. The 32-bit CPUSS\_SYSARG register must be written with the parameters in the sequence specified in the respective system call table.
  - b. Write the function parameters to SRAM: This method is used for functions that retrieve their parameters from SRAM. The parameters should first be written in the specified sequence to consecutive SRAM locations. Then, the starting address of the SRAM, which is the address of the first parameter, should be written to the CPUSS\_SYSARG register. This starting address should always be a word-aligned (32-bit) address. The system call uses this address to fetch the parameters.
- 2. Specify the system call using its opcode and initiating the system call: The 8-bit opcode should be written to the SYSCALL\_COMMAND bits ([15:0]) in the CPUSS\_SYSREQ register. The opcode is placed in the lower eight bits [7:0] and 0x00 be written to the upper eight bits [15:8]. To initiate the system call, set the SYSCALL\_REQ bit (31) in the CPUSS\_SYSREG register. Setting this bit triggers a non-maskable interrupt that jumps the CPU to the SROM code referenced by the opcode parameter.
- 3. Wait for the system call to finish executing: When the system call begins execution, it sets the PRIVILEGED bit in the CPUSS\_SYSREQ register. This bit can be set only by the system call, not by the CPU or DAP. The DAP should poll the PRIVILEGED and SYSCALL\_REQ bits in the CPUSS\_SYSREG register continuously to check whether the system call is completed. Both these bits are cleared on completion of the system call. The

298



- maximum execution time is one second. If these two bits are not cleared after one second, the operation should be considered a failure and aborted without executing the following steps. Note that unlike the DAP, the CPU application code cannot poll these bits during system call execution. This is because the CPU executes code out of the SROM during the system call. The application code can check only the final function pass/fail status after the execution returns from SROM.
- 4. Check the completion status: After the PRIVILEGED and SYSCALL\_REQ bits are cleared to indicate completion of the system call, the CPUSS\_SYSARG register should be read to check for the status of the system call. If the 32-bit value read from the CPUSS\_SYSARG register is 0xAXXXXXXX (where 'X' denotes don't care hex values), the system call was successfully executed. For a failed system call, the status code is 0xF00000YY where
- YY indicates the reason for failure. See Table 25-1 for the complete list of status codes and their description.
- Retrieve the return values: For system calls that return values such as silicon ID and checksum, the CPU or DAP should read the CPUSS\_SYSREG and CPUSS\_SYSARG registers to fetch the values returned.

# 25.5 System Calls

Table 25-1 lists all the system calls supported in PSoC 4 along with the function description and availability in device protection modes. See the Device Security chapter on page 113 for more information on the device protection settings. Note that some system calls cannot be called by the CPU as given in the table. Detailed information on each of the system calls follows the table.

Table 25-1. List of System Calls

0 / 0 !!	Description		DAP Access			
System Call			Protected	Kill	Access	
Silicon ID	Returns the device Silicon ID, Family ID, and Revision ID	~	V	_	~	
Load Flash Bytes	Loads data to the page latch buffer to be programmed later into the flash row, in 1 byte granularity, for a row size of 128 bytes	~	-	-	V	
Write Row	Erases and then programs a row of flash with data in the page latch buffer	~	-	-	V	
Program Row	Programs a row of flash with data in the page latch buffer	~	_	_	~	
Erase All	Erases all user code in the flash array; the flash row-level protection data in the supervisory flash area	~	-	-		
Checksum	Calculates the checksum over the entire flash memory (user and supervisory area) or checksums a single row of flash	~	~	_	~	
Write Protection	This programs both flash row-level protection settings and chip-level protection settings into the supervisory flash (row 0)	~	~	_		
Non-Blocking Write Row	Erases and then programs a row of flash with data in the page latch buf- fer. During program/erase pulses, the user may execute code from SRAM. This function is meant only for CPU access	-	-	-	~	
Non-Blocking Program Row	Programs a row of flash with data in the page latch buffer. During program/erase pulses, the user may execute code from SRAM. This function is meant only for CPU access		-	-	~	
Resume Non-Blocking	Resumes a non-blocking write row or non-blocking program row. This function is meant only for CPU access	_	-	_	~	

## 25.5.1 Silicon ID

This function returns a 12-bit family ID, 16-bit silicon ID, and an 8-bit revision ID, and the current device protection mode. These values are returned to the CPUSS\_SYSARG and CPUSS\_SYSREQ registers. Parameters are passed through the CPUSS SYSARG and CPUSS SYSREQ registers.

Address	Value to be Written	Description		
CPUSS_SYSARG Register				
Bits [7:0]	0xB6	Key1		
Bits [15:8]	0xD3	Key2		



Address	Value to be Written	Description
Bits [31:16]	0x0000	Not used
CPUSS_SYSREQ register		
Bits [15:0]	0x0000	Silicon ID opcode
Bits [31:16]	0x8000	Set SYSCALL_REQ bit

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [7:0]	Silicon ID Lo	See the PSoC 4100S datasheet and PSoC 4100S Plus data-
Bits [15:8]	Silicon ID Hi	sheet for Silicon ID values for different part numbers
Bits [19:16]	Minor Revision Id	See the PSoC 4100M, PSoC 4200M, PSoC 4200D, PSoC
Bits [23:20]	Major Revision Id	4400, PSoC 4000S, PSoC 4100S, PSoC 4700S Programming Specifications for these values
Bits [27:24]	0xXX	Not used (don't care)
Bits [31:28]	0xA	Success status code
CPUSS_SYSREQ register		
Bits [11:0]	Family ID	Family ID is 0xAB for PSoC 4100S Plus
Bits [15:12]	Chip Protection	See the Device Security chapter on page 113
Bits [31:16]	0xXXXX	Not used

# 25.5.2 Configure Clock

This function initializes the clock necessary for flash programming and erasing operations. This API is used to ensure that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz prior to calling the flash write and flash erase APIs. The flash write and erase APIs will exit without acting on the flash and return the "Invalid Pump Clock Frequency" status if the IMO is the source of the charge pump clock and is not 48 MHz.

# 25.5.3 Load Flash Bytes

This function loads the page latch buffer with data to be programmed into a row of flash. The load size can range from 1-byte to the maximum number of bytes in a flash row, which is 128 bytes. Data is loaded into the page latch buffer starting at the location specified by the "Byte Addr" input parameter. Data loaded into the page latch buffer remains until a program operation is performed, which clears the page latch contents. The parameters for this function, including the data to be loaded into the page latch, are written to the SRAM; the starting address of the SRAM data is written to the CPUSS\_SYSARG register. Note that the starting parameter address should be a word-aligned address.

Address	Value to be Written	Description			
SRAM Address - 32'hYY (32-bit	SRAM Address - 32'hYY (32-bit wide, word-aligned SRAM address)				
Bits [7:0]	0xB6	Key1			
Bits [15:8]	0xD7	Key2			
	Byte Addr	Start address of page latch buffer to write data			
Bits [23:16]		0x00 – Byte 0 of latch buffer			
		0x7F – Byte 127 of latch buffer			
		0x00 – Flash Macro 0			
Bits [31:24]	Flash Macro Select	0x01 – Flash Macro 1			
5.6 [6 1.2 1]		(Refer to the Cortex-M0+ CPU chapter on page 33 for the number of flash macros in the device)			



Address	Value to be Written	Description	
SRAM Address- 32'hYY + 0x04			
		Number of bytes to be written to the page latch buffer.	
Bits [7:0]	Load Size	0x00 – 1 byte	
		0x7F – 128 bytes	
Bits [15:8]	0xXX	Don't care parameter	
Bits [23:16]	0xXX	Don't care parameter	
Bits [31:24]	0xXX	Don't care parameter	
SRAM Address- From (32'hYY + 0x08) to (32'hYY + 0x08 + Load Size)			
Byte 0	Data Byte [0]	First data byte to be loaded	
Byte (Load size –1)	Data Byte [Load size –1]	Last data byte to be loaded	
CPUSS_SYSARG register			
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)	
CPUSS_SYSREQ register			
Bits [15:0]	0x0004	Load Flash Bytes opcode	
Bits [31:16]	0x8000	Set SYSCALL_REQ bit	

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

# 25.5.4 Write Row

This function erases and then programs the addressed row of flash with the data in the page latch buffer. If all data in the page latch buffer is 0, then the program is skipped. The parameters for this function are stored in SRAM. The start address of the stored parameters is written to the CPUSS\_SYSARG register. This function clears the page latch buffer contents after the row is programmed.

Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. Call the Load Flash Bytes function before calling this function. This function can do a write operation only if the corresponding flash row is not write protected.

Refer to the CLK\_IMO\_CONFIG register in the *PSoC 4100S: PSoC 4 Registers TRM* and *PSoC 4100S Plus: PSoC 4 Registers TRM* for more information.

Address	Value to be Written	Description
SRAM Address: 32'hYY (32-bit wide, word-aligned SRAM address)		
Bits [7:0]	0xB6	Key1
Bits [15:8]	0xD8	Key2
Bits [31:16]	Row ID	Row number to write 0x0000 – Row 0
CPUSS SYSARG register		



Address	Value to be Written	Description	
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)	
CPUSS_SYSREQ register			
Bits [15:0]	0x0005	Write Row opcode	
Bits [31:16]	0x8000	Set SYSCALL_REQ bit	

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXXX	Not used (don't care)

# 25.5.5 Program Row

This function programs the addressed row of the flash with data in the page latch buffer. If all data in the page latch buffer is 0, then the program is skipped. The row must be in an erased state before calling this function. It clears the page latch buffer contents after the row is programmed.

Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. Call the Load Flash Bytes function before calling this function. The row must be in an erased state before calling this function. This function can do a program operation only if the corresponding flash row is not write-protected.

### **Parameters**

Address	Value to be Written	Description
SRAM Address: 32'hYY (32-bit wide,	word-aligned SRAM address)	
Bits [7:0]	0xB6	Key1
Bits [15:8]	0xD9	Key2
Bits [31:16]	DID	Row number to program
	Row ID	0x0000 – Row 0
CPUSS_SYSARG register		
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)
CPUSS_SYSREQ register		
Bits [15:0]	0x0006	Program Row opcode
Bits [31:16]	0x8000	Set SYSCALL_REQ bit

### Return

Address Return Value		Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

### 25.5.6 Erase All

This function erases all the user code in the flash main arrays and the row-level protection data in supervisory flash row 0 of each flash macro.



Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. This API can be called only from the DAP in the programming mode and only if the chip protection mode is OPEN. If the chip protection mode is PROTECTED, then the Write Protection API must be used by the DAP to change the protection settings to OPEN. Changing the protection setting from PROTECTED to OPEN automatically does an erase all operation.

### **Parameters**

Address	Value to be Written	Description
SRAM Address: 32'hYY (32-bit wide,	word-aligned SRAM address)	
Bits [7:0]	0xB6	Key1
Bits [15:8]	0xDD	Key2
Bits [31:16]	0xXXXX	Don't care
CPUSS_SYSARG register		
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)
CPUSS_SYSREQ register		
Bits [15:0]	0x000A	Erase All opcode
Bits [31:16]	0x8000	Set SYSCALL_REQ bit

#### Return

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

## 25.5.7 Checksum

This function reads either the whole flash memory or a row of flash and returns the 24-bit sum of each byte read in that flash region. When performing a checksum on the whole flash, the user code and supervisory flash regions are included. When performing a checksum only on one row of flash, the flash row number is passed as a parameter. Bytes 2 and 3 of the parameters select whether the checksum is performed on the whole flash memory or a row of user code flash.

Address	Value to be Written	Description
CPUSS_SYSARG register		
Bits [7:0]	0xB6	Key1
Bits [15:8]	0xDE	Key2
Bits [31:16]	Row ID	Selects the flash row number on which the checksum operation is done Row number – 16 bit flash row number or 0x8000 – Checksum is performed on entire flash memory
CPUSS_SYSREQ register		
Bits [15:0]	0x000B	Checksum opcode
Bits [31:16]	0x8000	Set SYSCALL_REQ bit



Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:24]	0xX	Not used (don't care)
Bits [23:0]	Checksum	24-bit checksum value of the selected flash region

### 25.5.8 Write Protection

This function programs both the flash row-level protection settings and the device protection settings in the supervisory flash row. The flash row-level protection settings are programmed separately for each flash macro in the device. Each row has a single protection bit. The total number of protection bytes is the number of flash rows divided by eight. The chip-level protection settings (1-byte) are stored in flash macro zero in the last byte location in row zero of the supervisory flash. The size of the supervisory flash row is the same as the user code flash row size.

Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. The Load Flash Bytes function is used to load the flash protection bytes of a flash macro into the page latch buffer corresponding to the macro. The starting address parameter for the load function should be zero. The flash macro number should be one that needs to be programmed; the number of bytes to load is the number of flash protection bytes in that macro.

Then, the Write Protection function is called, which programs the flash protection bytes from the page latch to be the corresponding flash macro's supervisory row. In flash macro zero, which also stores the device protection settings, the device level protection setting is passed as a parameter in the CPUSS SYSARG register.

#### **Parameters**

Address	Value to be Written	Description		
CPUSS_SYSARG register	CPUSS_SYSARG register			
Bits [7:0]	0xB6	Key1		
Bits [15:8]	0xE0	Key2		
	Device Protection Byte	Parameter applicable only for Flash Macro 0		
Dito [22:46]		0x01 – OPEN mode		
Bits [23:16]		0x02 – PROTECTED mode		
		0x04 – KILL mode		
Bits [31:24]	Flash Macro Select	0x00 – Flash Macro 0		
		0x01 – Flash Macro 1		
CPUSS_SYSREQ register				
Bits [15:0]	0x000D	Write Protection opcode		
Bits [31:16]	0x8000	Set SYSCALL_REQ bit		

#### Return

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:24]	0xX	Not used (don't care)
Bits [23:0]	0x000000	



# 25.5.9 Non-Blocking Write Row

This function is used when a flash row needs to be written by the CM0+ CPU in a non-blocking manner, so that the CPU can execute code from SRAM while the write operation is being done. The explanation of non-blocking system calls is explained in Blocking and Non-Blocking System Calls on page 298.

The non-blocking write row system call has three phases: Pre-program, Erase, Program. Pre-program is the step in which all of the bits in the flash row are written a '1' in preparation for an erase operation. The erase operation clears all of the bits in the row, and the program operation writes the new data to the row.

While each phase is being executed, the CPU can execute code from SRAM. When the non-blocking write row system call is initiated, the user cannot call any system call function other than the Resume Non-Blocking function, which is required for completion of the non-blocking write operation. After the completion of each phase, the SPC triggers its interrupt. In this interrupt, call the Resume Non-Blocking system call.

**Note** The device firmware must not attempt to put the device to sleep during a non-blocking write row. This action will reset the page latch buffer and the flash will be written with all zeroes.

Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. Call the Load Flash Bytes function before calling this function to load the data bytes that will be used for programming the row. In addition, the non-blocking write row function can be called only from the SRAM. This is because the CM0+ CPU cannot execute code from flash while doing the flash erase program operations. If this function is called from the flash memory, the result is undefined, and may return a bus error and trigger a hard fault when the flash fetch operation is being done.

#### **Parameters**

Address	Value to be Written	Description	
SRAM Address 32'hYY (32-bit w	SRAM Address 32'hYY (32-bit wide, word-aligned SRAM address)		
Bits [7:0]	0xB6	Key1	
Bits [15:8]	0xDA	Key2	
Bits [31:16] Row	Dow ID	Row number to write	
	Row ID	0x0000 – Row 0	
CPUSS_SYSARG register			
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)	
CPUSS_SYSREQ register			
Bits [15:0]	0x0007	Non-Blocking Write Row opcode	
Bits [31:16]	0x8000	Set SYSCALL_REQ bit	

## Return

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

# 25.5.10 Non-Blocking Program Row

This function is used when a flash row needs to be programmed by the CM0+ CPU in a non-blocking manner, so that the CPU can execute code from the SRAM when the program operation is being done. The explanation of non-blocking system calls is explained in Blocking and Non-Blocking System Calls on page 298. While the program operation is being done, the CPU can execute code from the SRAM. When the non-blocking program row system call is called, the user cannot call any other system call function other than the Resume Non-Blocking function, which is required for the completion of the non-blocking write operation.



Unlike the Non-Blocking Write Row system call, the Program system call only has a single phase. Therefore, the Resume Non-Blocking function only needs to be called once from the SPC interrupt when using the Non-Blocking Program Row system call.

Usage Requirements: Call the Configure Clock API before calling this function. The Configure Clock API ensures that the charge pump clock (clk\_pump) and the HF clock (clk\_hf) are set to IMO at 48 MHz. Call the Load Flash Bytes function before calling this function to load the data bytes that will be used for programming the row. In addition, the non-blocking program row function can be called only from SRAM. This is because the CM0+ CPU cannot execute code from flash while doing flash program operations. If this function is called from flash memory, the result is undefined, and may return a bus error and trigger a hard fault when the flash fetch operation is being done.

#### **Parameters**

Address	Value to be Written	Description		
SRAM Address 32'hYY (32-bit wid	SRAM Address 32'hYY (32-bit wide, word-aligned SRAM address)			
Bits [7:0]	0xB6	Key1		
Bits [15:8]	0xDB	Key2		
Bits [31:16]	Row ID	Row number to write		
		0x0000 – Row 0		
CPUSS_SYSARG register				
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)		
CPUSS_SYSREQ register				
Bits [15:0]	0x0008	Non-Blocking Program Row opcode		
Bits [31:16]	0x8000	Set SYSCALL_REQ bit		

#### Return

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

# 25.5.11 Resume Non-Blocking

This function completes the additional phases of erase and program that were started using the non-blocking write row and non-blocking program row system calls. This function must be called thrice following a call to Non-Blocking Write Row or once following a call to Non-Blocking Program Row from the SPC ISR. No other system calls can execute until all phases of the program or erase operation are complete. More details on the procedure of using the non-blocking functions are explained in Blocking and Non-Blocking System Calls on page 298.

Address	Value to be Written	Description
SRAM Address 32'hYY (32-bit wide, word-aligned SRAM address)		
Bits [7:0]	0xB6	Key1
Bits [15:8]	0xDC	Key2
Bits [31:16]	0xXXXX	Don't care. Not used by SROM
CPUSS_SYSARG register		



Address	Value to be Written	Description
Bits [31:0]	32'hYY	32-bit word-aligned address of the SRAM that stores the first function parameter (key1)
CPUSS_SYSREQ register		
Bits [15:0]	0x0009	Resume Non-Blocking opcode
Bits [31:16]	0x8000	Set SYSCALL_REQ bit

Address	Return Value	Description
CPUSS_SYSARG register		
Bits [31:28]	0xA	Success status code
Bits [27:0]	0xXXXXXX	Not used (don't care)

# 25.6 System Call Status

At the end of every system call, a status code is written over the arguments in the CPUSS\_SYSARG register. A success status is 0xAXXXXXXX, where X indicates don't care values or return data in the case of the system calls that return a value. A failure status is indicated by 0xF00000XX, where XX is the failure code.

Table 25-2. System Call Status Codes

Status Code (32-bit value in CPUSS_SYSARG register)	Description
AXXXXXXXh	Success – The "X" denotes a don't care value, which has a value of '0' returned by the SROM, unless the API returns parameters directly to the CPUSS_SYSARG register.
F0000001h	Invalid Chip Protection Mode – This API is not available during the current chip protection mode.
F0000003h	Invalid Page Latch Address – The address within the page latch buffer is either out of bounds or the size provided is too large for the page address.
F0000004h	Invalid Address – The row ID or byte address provided is outside of the available memory.
F0000005h	Row Protected – The row ID provided is a protected row.
F0000007h	Resume Completed – All non-blocking APIs have completed. The resume API cannot be called until the next non-blocking API.
F0000008h	Pending Resume – A non-blocking API was initiated and must be completed by calling the resume API, before any other APIs may be called.
F0000009h	System Call Still In Progress – A resume or non-blocking is still in progress. The SPC ISR must fire before attempting the next resume.
F000000Ah	Checksum Zero Failed – The calculated checksum was not zero.
F000000Bh	Invalid Opcode – The opcode is not a valid API opcode.
F000000Ch	Key Opcode Mismatch – The opcode provided does not match key1 and key2.
F000000Eh	Invalid Start Address – The start address is greater than the end address provided.
F0000012h	Invalid Pump Clock Frequency - IMO must be set to 48 MHz and HF clock source to the IMO clock source before flash write/erase operations.



# 25.7 Non-Blocking System Call Pseudo Code

This section contains pseudo code to demonstrate how to set up a non-blocking system call and execute code out of SRAM during the flash programming operations.

```
#define REG(addr)
                           (*((volatile uint32 *) (addr)))
                                REG( 0xE000E100 )
#define CMO ISER REG
#define CPUSS CONFIG REG
                                   REG( 0x40100000 )
#define CPUSS_SYSREQ_REG
                                   REG( 0x40100004 )
                                   REG( 0x40100008 )
#define CPUSS_SYSARG_REG
#define ROW_SIZE_
                           ( )
#define ROW SIZE
                        (ROW SIZE )
/*Variable to keep track of how many times SPC ISR is triggered */
__ram int iStatusInt = 0x00;
  flash int main(void)
  DoUserStuff();
  /*CMO+ interrupt enable bit for spc interrupt enable */
  CMO_{ISER_{REG}} = 0x00000040;
  /*Set CPUSS CONFIG.VECS IN RAM because SPC ISR should be in SRAM */
  CPUSS_CONFIG_REG \mid = 0x00000001;
  /*Call non-blocking write row API */
  NonBlockingWriteRow();
  /*End Program */
  while(1);
}
  sram void SpcIntHandler(void)
  /* Write key1, key2 parameters to SRAM */
  REG(0x20000000) = 0x0000DCB6;
  /*Write the address of key1 to the CPUSS_SYSARG reg */
  CPUSS_SYSARG_REG = 0 \times 200000000;
  /*Write the API opcode = 0x09 to the CPUSS_SYSREQ.COMMAND
  * register and assert the sysreg bit
  CPUSS_SYSREQ_REG = 0x80000009;
  /* Number of times the ISR has triggered */
  iStatusInt ++;
  sram void NonBlockingWriteRow(void)
  int iter;
  /*Load the Flash page latch with data to write*/
  * Write key1, key2, byte address, and macro sel parameters to SRAM
  REG(0x20000000) = 0x0000D7B6;
```



```
//Write load size param (128 bytes) to SRAM
REG( 0x20000004 ) = 0x0000007F;
for(i = 0; i < ROW_SIZE/4; i += 1)</pre>
   REG( 0 \times 20000008 + i*4) = 0 \times DADADADA;
/*Write the address of the key1 param to CPUSS_SYSARG reg*/
CPUSS_SYSARG_REG = 0x20000000;
/*Write the API opcode = 0x04 to CPUSS_SYSREQ.COMMAND
* register and assert the sysreq bit
CPUSS_SYSREQ_REG = 0x80000004;
/*Perform Non-Blocking Write Row on Row 200 as an example.
* Write key1, key2, row id to SRAM row id = 0xC8 -> which is row 200
REG( 0x20000000 ) = 0x00C8DAB6;
/*Write the address of the keyl param to CPUSS_SYSARG reg */
CPUSS_SYSARG_REG = 0x20000000;
/*Write the API opcode = 0x07 to CPUSS_SYSREQ.COMMAND
* register and assert the sysreq bit
CPUSS_SYSREQ_REG = 0x80000007;
/*Execute user code until iStatusInt equals 3 to signify
* 3 SPC interrupts have happened. This should be 1 in case
* of non-blocking program System Call
while( iStatusInt != 0x03 )
   DoOtherUserStuff();
/* Get the success or failure status of System Call*/
syscall_status = CPUSS_SYSARG_REG;
```

In the code, the CM0+ exception table is configured to be in SRAM by writing 0x01 to the CPUSS\_CONFIG register. The SRAM exception table should have the vector address of the SPC interrupt as the address of the *SpcIntHandler()* function, which is also defined to be in SRAM. See the Interrupts chapter on page 53 for details on configuring the CM0+ exception table to be in SRAM. The pseudo code for a non-blocking program system call is also similar, except that the function opcode and parameters will differ and the iStatusInt variable should be polled for 1 instead of 3. This is because the SPC ISR will be triggered only once for a non-blocking program system call.



# Glossary



The Glossary section explains the terminology used in this technical reference manual. Glossary terms are characterized in **bold, italic font** throughout the text of this manual.

Α	
accumulator	In a CPU, a register in which intermediate results are stored. Without an accumulator, it is necessary to write the result of each calculation (addition, subtraction, shift, and so on.) to main memory and read them back. Access to main memory is slower than access to the accumulator, which usually has direct paths to and from the arithmetic and logic unit (ALU).
active high	A logic signal having its asserted state as the logic 1 state.
	2. A logic signal having the logic 1 state as the higher voltage of the two states.
active low	A logic signal having its asserted state as the logic 0 state.
	<ol> <li>A logic signal having its logic 1 state as the lower voltage of the two states: inverted logic.</li> </ol>
address	The label or number identifying the memory location (RAM, ROM, or register) where a unit of information is stored.
algorithm	A procedure for solving a mathematical problem in a finite number of steps that frequently involve repetition of an operation.
ambient temperature	The temperature of the air in a designated area, particularly the area surrounding the PSoC device.
analog	See analog signals.
analog blocks	The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.
analog output	An output that is capable of driving any voltage between the supply rails, instead of just a logic 1 or logic 0.
analog signals	A signal represented in a continuous form with respect to continuous times, as contrasted with a digital signal represented in a discrete (discontinuous) form in a sequence of time.

analog-to-digital (ADC) A device that changes an analog signal to a digital signal of corresponding magnitude. Typically,

an ADC converts a voltage to a digital number. The digital-to-analog (DAC) converter performs

the reverse operation.



AND

See Boolean Algebra.

# API (Application Programming Interface)

A series of software routines that comprise an interface between a computer application and lower-level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

array

An array, also known as a vector or list, is one of the simplest data structures in computer programming. Arrays hold a fixed number of equally-sized data elements, generally of the same data type. Individual elements are accessed by index using a consecutive range of integers, as opposed to an associative array. Most high-level programming languages have arrays as a built-in data type. Some arrays are multi-dimensional, meaning they are indexed by a fixed number of integers; for example, by a group of two integers. One- and two-dimensional arrays are the most common. Also, an array can be a group of capacitors or resistors connected in some common form.

assembly

A symbolic representation of the machine language of a specific processor. Assembly language is converted to machine code by an assembler. Usually, each line of assembly code produces one machine instruction, though the use of macros is common. Assembly languages are considered low-level languages; where as C is considered a high-level language.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal

attenuation

The decrease in intensity of a signal as a result of absorption of energy and of scattering out of the path to the detector, but not including the reduction due to geometric spreading. Attenuation is usually expressed in dB.

## В

#### bandgap reference

A stable voltage reference design that matches the positive temperature coefficient of  $V_T$  with the negative temperature coefficient of  $V_{BE}$ , to produce a zero temperature coefficient (ideally) reference.

#### bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.

bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

### bias current

The constant low-level DC current that is used to produce a stable operation in amplifiers. This current can sometimes be changed to alter the bandwidth of an amplifier.

#### binary

The name for the base 2 numbering system. The most common numbering system is the base 10 numbering system. The base of a numbering system indicates the number of values that may exist for a particular positioning within a number for that system. For example, in base 2, binary, each position may have one of two values (0 or 1). In the base 10, decimal, numbering system, each position may have one of ten values (0, 1, 2, 3, 4, 5, 6, 7, 8, and 9).



bit

A single digit of a binary number. Therefore, a bit may only have a value of '0' or '1'. A group of 8 bits is called a byte. Because the PSoC's M8CP is an 8-bit microcontroller, the PSoC devices's native data chunk size is a byte.

bit rate (BR)

The number of bits occurring per unit of time in a bit stream, usually expressed in bits per second (bps).

block

- 1. A functional unit that performs a single function, such as an oscillator.
- 2. A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

#### Boolean Algebra

In mathematics and computer science, Boolean algebras or Boolean lattices, are algebraic structures which "capture the essence" of the logical operations AND, OR and NOT as well as the set theoretic operations union, intersection, and complement. Boolean algebra also defines a set of theorems that describe how Boolean equations can be manipulated. For example, these theorems are used to simplify Boolean equations, which will reduce the number of logic elements needed to implement the equation.

The operators of Boolean algebra may be represented in various ways. Often they are simply written as AND, OR, and NOT. In describing circuits, NAND (NOT AND), NOR (NOT OR), XNOR (exclusive NOT OR), and XOR (exclusive OR) may also be used. Mathematicians often use + (for example, A+B) for OR and • for AND (for example, A\*B) (in some ways those operations are analogous to addition and multiplication in other algebraic structures) and represent NOT by a line drawn above the expression being negated (for example, ~A, A, !A).

### break-before-make

The elements involved go through a disconnected state entering ('break") before the new connected state ("make").

#### broadcast net

A signal that is routed throughout the microcontroller and is accessible by many blocks or systems.

#### buffer

- A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.
- 2. A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

byte

A digital storage unit consisting of 8 bits.

C

С

A high-level programming language.

capacitance

A measure of the ability of two adjacent conductors, separated by an insulator, to hold a charge when a voltage differential is applied between them. Capacitance is measured in units of Farads.



capture To extract information automatically through the use of software or hardware, as opposed to

hand-entering of data into a computer file.

chaining Connecting two or more 8-bit digital blocks to form 16-, 24-, and even 32-bit functions. Chaining

allows certain signals such as Compare, Carry, Enable, Capture, and Gate to be produced from

one block to another.

checksum The checksum of a set of data is generated by adding the value of each data word to a sum. The

actual checksum can simply be the result sum or a value that must be added to the sum to gen-

erate a pre-determined value.

**clear** To force a bit/register to a value of logic '0'.

clock The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is

sometimes used to synchronize different logic blocks.

**clock generator** A circuit that is used to generate a clock signal.

**CMOS** The logic gates constructed using MOS transistors connected in a complementary manner.

CMOS is an acronym for complementary metal-oxide semiconductor.

comparator An electronic circuit that produces an output voltage or current whenever two input levels simul-

taneously satisfy predetermined amplitude requirements.

compiler A program that translates a high-level language, such as C, into machine language.

configuration In a computer system, an arrangement of functional units according to their nature, number, and

chief characteristics. Configuration pertains to hardware, software, firmware, and documentation.

The configuration will affect system performance.

configuration space In PSoC devices, the register space accessed when the XIO bit, in the CPU F register, is set to

'1'.

crowbar A type of over-voltage protection that rapidly places a low-resistance shunt (typically an SCR)

from the signal to one of the power supply rails, when the output voltage exceeds a predeter-

mined value.

CPUSS CPU subsystem

crystal oscillator An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelec-

tric crystal is less sensitive to ambient temperature than other circuit components.

cyclic redundancy

check (CRC)

A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as

data compression.



D

data bus A bi-directional set of signals used by a computer to convey information from a memory location

to the central processing unit and vice versa. More generally, a set of signals used to convey

data between digital functions.

**data stream** A sequence of digitally encoded signals used to represent information in transmission.

**data transmission** Sending data from one place to another by means of signals over a channel.

debugger A hardware and software system that allows the user to analyze the operation of the system

under development. A debugger usually allows the developer to step through the firmware one

step at a time, set break points, and analyze memory.

**dead band** A period of time when neither of two or more signals are in their active state or in transition.

decimal A base-10 numbering system, which uses the symbols 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9 (called digits)

together with the decimal point and the sign symbols + (plus) and - (minus) to represent num-

bers.

default value Pertaining to the pre-defined initial, original, or specific setting, condition, value, or action a sys-

tem will assume, use, or take in the absence of instructions from the user.

**device** The device referred to in this manual is the PSoC device, unless otherwise specified.

die An non-packaged integrated circuit (IC), normally cut from a wafer.

digital A signal or function, the amplitude of which is characterized by one of two discrete values: '0' or

'1'.

digital blocks The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC gen-

erator, pseudo-random number generator, or SPI.

digital logic A methodology for dealing with expressions containing two-state variables that describe the

behavior of a circuit or system.

digital-to-analog (DAC) A device that changes a digital signal to an analog signal of corresponding magnitude. The ana-

log-to-digital (ADC) converter performs the reverse operation.

direct access The capability to obtain data from a storage device, or to enter data into a storage device, in a

sequence independent of their relative positions by means of addresses that indicate the physi-

cal location of the data.

duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

Ε

External Reset (XRES\_N)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and

blocks to stop and return to a pre-defined state.



F

falling edge

A transition from a logic 1 to a logic 0. Also known as a negative edge.

feedback

The return of a portion of the output, or processed portion of the output, of a (usually active) device to the input.

filter

A device or process by which certain frequency components of a signal are attenuated.

firmware

The software that is embedded in a hardware device and executed by the CPU. The software may be executed by the end user, but it may not be modified.

flag

Any of various types of indicators used for identification of a condition or event (for example, a character that signals the termination of a transmission).

Flash

An electrically programmable and erasable, *volatile* technology that provides users with the programmability and data storage of EPROMs, plus in-system erasability. Nonvolatile means that the data is retained when power is off.

Flash bank

A group of flash ROM blocks where flash block numbers always begin with '0' in an individual flash bank. A flash bank also has its own block level protection information.

Flash block

The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash space that may be protected. A flash block holds 64 bytes.

flip-flop

A device having two stable states and two input terminals (or types of input signals) each of which corresponds with one of the two states. The circuit remains in either state until it is made to change to the other state by application of the corresponding signal.

frequency

The number of cycles or events per unit of time, for a periodic function.

G

gain

The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually expressed in dB.

gate

- 1. A device having one output channel and one or more input channels, such that the output channel state is completely determined by the input channel states, except during switching transients.
- 2. One of many types of combinational logic elements having at least two inputs (for example, AND, OR, NAND, and NOR (also see *Boolean Algebra*)).

ground

- 1. The electrical neutral line having the same potential as the surrounding earth.
- 2. The negative side of DC power supply.
- 3. The reference point for an electrical system.
- The conducting paths between an electric circuit or equipment and the earth, or some conducting body serving in place of the earth.



#### Н

#### hardware

A comprehensive term for all of the physical parts of a computer or embedded system, as distinguished from the data it contains or operates on, and the software that provides instructions for the hardware to accomplish tasks.

#### hardware reset

A reset that is caused by a circuit, such as a POR, watchdog reset, or external reset. A hardware reset restores the state of the device as it was when it was first powered up. Therefore, all registers are set to the POR value as indicated in register tables throughout this document.

#### hexadecimal

A base 16 numeral system (often abbreviated and called hex), usually written using the symbols 0-9 and A-F. It is a useful system in computers because there is an easy mapping from four bits to a single hex digit. Thus, one can represent every byte as two consecutive hexadecimal digits. Compare the binary, hex, and decimal representations:

```
bin = hex = dec

0000b = 0x0 = 0

0001b = 0x1 = 1

0010b = 0x2 = 2

...

1001b = 0x9 = 9

1010b = 0xA = 10

1011b = 0xB = 11

...

1111b = 0xF = 15
```

So the decimal numeral 79 whose binary representation is 0100 1111b can be written as 4Fh in hexadecimal (0x4F).

#### high time

The amount of time the signal has a value of '1' in one period, for a periodic digital signal.

# РC

A two-wire serial computer bus by Phillips Semiconductors (now NXP Semiconductors).  $I^2C$  is an Inter-Integrated Circuit. It is used to connect low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics.  $I^2C$  uses only two bidirectional pins, clock and data, both running at +5 V and pulled high with resistors. The bus operates at 100 Kbps in standard mode and 400 Kbps in fast mode.

### idle state

A condition that exists whenever user messages are not being transmitted, but the service is immediately available for use.



#### impedance

- The resistance to the flow of current caused by resistive, capacitive, or inductive devices in a circuit
- The total passive opposition offered to the flow of electric current. Note the impedance is determined by the particular combination of resistance, inductive reactance, and capacitive reactance in a given circuit.

input

A point that accepts data, in a device, process, or channel.

input/output (I/O)

A device that introduces data into or extracts data from a system.

instruction

An expression that specifies one operation and identifies its operands, if any, in a programming language such as C or assembly.

instruction mnemonics

A set of acronyms that represent the opcodes for each of the assembly-language instructions, for example, ADD, SUBB, MOV.

integrated circuit (IC)

A device in which components such as resistors, capacitors, diodes, and *transistors* are formed on the surface of a single piece of semiconductor.

interface

The means by which two systems or devices are connected and interact with each other.

interrupt

A suspension of a process, such as the execution of a computer program, caused by an event external to that process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR) A block of code that normal code execution is diverted to when the M8CP receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

J

jitter

- 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.
- The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

L

latency

The time or delay that it takes for a signal to pass through a given circuit or network.

least significant bit (LSb)

The binary digit, or bit, in a binary number that represents the least significant value (typically the right-hand bit). The bit versus byte distinction is made by using a lower case "b" for bit in LSb.

least significant byte (LSB)

The byte in a multi-byte word that represents the least significant values (typically the right-hand byte). The byte versus bit distinction is made by using an upper case "B" for byte in LSB.



Linear Feedback Shift Register (LFSR) A shift register whose data input is generated as an XOR of two or more elements in the register

chain.

load The electrical demand of a process expressed as power (watts), current (amps), or resistance

(ohms).

logic function A mathematical function that performs a digital operation on digital data and returns a digital

value.

lookup table (LUT) A logic block that implements several logic functions. The logic function is selected by means of

select lines and is applied to the inputs of the block. For example: A 2 input LUT with 4 select lines can be used to perform any one of 16 logic functions on the two inputs resulting in a single logic output. The LUT is a combinational device; therefore, the input/output relationship is contin-

uous, that is, not sampled.

low time The amount of time the signal has a value of '0' in one period, for a periodic digital signal.

low-voltage detect (LVD)

A circuit that senses  $V_{DDD}$  and provides an interrupt to the system when  $V_{DDD}$  falls below a

selected threshold.

## M

#### M8CP

An 8-bit Harvard Architecture microprocessor. The microprocessor coordinates all activity inside a PSoC device by interfacing to the flash, SRAM, and register space.

macro

A programming language macro is an abstraction, whereby a certain textual pattern is replaced according to a defined set of rules. The interpreter or compiler automatically replaces the macro instance with the macro contents when an instance of the macro is encountered. Therefore, if a macro is used five times and the macro definition required 10 bytes of code space, 50 bytes of code space will be needed in total.

mask

- To obscure, hide, or otherwise prevent information from being derived from a signal. It is usually the result of interaction with another signal, such as noise, static, jamming, or other forms of interference.
- 2. A pattern of bits that can be used to retain or suppress segments of another pattern of bits, in computing and data processing systems.

master device

A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in width, the master device is the one that controls the timing for data exchanges between the cascaded devices and an external interface. The controlled device is called the slave device.

microcontroller

An integrated circuit device that is designed primarily for control systems and products. In addition to a CPU, a microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of devices, thus achieving maximal possible miniaturization. This in turn, will reduce the volume and the cost of the controller. The microcontroller is normally not used for general-purpose computation as is a microprocessor.

mnemonic

A tool intended to assist the memory. Mnemonics rely on not only repetition to remember facts, but also on creating associations between easy-to-remember constructs and lists of data. A two to four character string representing a microprocessor instruction.



mode A distinct method of operation for software or hardware. For example, the Digital PSoC block

may be in either counter mode or timer mode.

modulation A range of techniques for encoding information on a carrier signal, typically a sine-wave signal. A

device that performs modulation is known as a modulator.

**Modulator** A device that imposes a signal on a carrier.

**MOS** An acronym for metal-oxide semiconductor.

most significant bit (MSb)

The binary digit, or bit, in a binary number that represents the most significant value (typically the left-hand bit). The bit versus byte distinction is made by using a lower case "b" for bit in MSb.

most significant byte (MSB)

The byte in a multi-byte word that represents the most significant values (typically the left-hand byte). The byte versus bit distinction is made by using an upper case "B" for byte in MSB.

multiplexer (mux)

- 1. A logic function that uses a binary value, or address, to select between a number of inputs and conveys the data from the selected input to the output.
- 2. A technique which allows different input (or output) signals to use the same lines at different times, controlled by an external signal. Multiplexing is used to save on wiring and I/O ports.

### N

NAND See Boolean Algebra.

negative edge A transition from a logic 1 to a logic 0. Also known as a falling edge.

**net** The routing between devices.

**nibble** A group of four bits, which is one-half of a byte.

**noise**1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current,

or data.

NOR See Boolean Algebra.

NOT See Boolean Algebra.

O

OR See Boolean Algebra.

**oscillator** A circuit that may be crystal controlled and is used to generate a clock frequency.

**output** The electrical signal or signals which are produced by an analog or digital block.



P

parallel The means of communication in which digital data is sent multiple bits at a time, with each simul-

taneous bit being sent over a separate line.

parameter Characteristics for a given block that have either been characterized or may be defined by the

designer.

parameter block A location in memory where parameters for the SSC instruction are placed prior to execution.

parity A technique for testing transmitting data. Typically, a binary digit is added to the data to make the

sum of all the digits of the binary data either always even (even parity) or always odd (odd parity).

The logical sequence of instructions executed by a computer.

2. The flow of an electrical signal through a circuit.

pending interrupts An interrupt that is triggered but not serviced, either because the processor is busy servicing

another interrupt or global interrupts are disabled.

phase The relationship between two signals, usually the same frequency, that determines the delay

between them. This delay between signals is either measured by time or angle (degrees).

pin A terminal on a hardware component. Also called lead.

**pinouts** The pin number assignment: the relation between the logical inputs and outputs of the PSoC

device and their physical counterparts in the printed circuit board (PCB) package. Pinouts will involve pin numbers as a link between schematic and PCB design (both being computer gener-

ated files) and may also involve pin names.

**port** A group of pins, usually eight.

**positive edge** A transition from a logic 0 to a logic 1. Also known as a rising edge.

posted interrupts An interrupt that is detected by the hardware but may or may not be enabled by its mask bit.

Posted interrupts that are not masked become pending interrupts.

Power On Reset (POR) A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is

one type of hardware reset.

program counter The instruction pointer (also called the program counter) is a register in a computer processor

that indicates where in memory the CPU is executing instructions. Depending on the details of the particular machine, it holds either the address of the instruction being executed, or the

address of the next instruction to be executed.

**protocol** A set of rules. Particularly the rules that govern networked communications.

**PSoC**<sup>®</sup> Cypress's Programmable System-on-Chip (PSoC<sup>®</sup>) devices.

**PSoC blocks** See analog blocks and digital blocks.

**PSoC Creator™** The software for Cypress's next generation Programmable System-on-Chip technology.



**pulse** A rapid change in some characteristic of a signal (for example, phase or frequency), from a base-

line value to a higher or lower value, followed by a rapid return to the baseline value.

pulse width modulator

(PWM)

An output in the form of duty cycle which varies as a function of the applied measure.

R

RAM An acronym for random access memory. A data-storage device from which data can be read out

and new data can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a know state. See hardware reset and software reset.

**resistance** The resistance to the flow of electric current measured in ohms for a conductor.

revision ID A unique identifier of the PSoC device.

ripple divider

An asynchronous ripple counter constructed of flip-flops. The clock is fed to the first stage of the

counter. An n-bit binary counter consisting of n flip-flops that can count in binary from 0 to 2<sup>n</sup> - 1.

rising edge See positive edge.

**ROM** An acronym for read only memory. A data-storage device from which data can be read out, but

new data cannot be written in.

routine A block of code, called by another block of code, that may have some general or frequent use.

**routing** Physically connecting objects in a design according to design rules set in the reference library.

runt pulses In digital circuits, narrow pulses that, due to non-zero rise and fall times of the signal, do not

reach a valid high or low level. For example, a runt pulse may occur when switching between asynchronous clocks or as the result of a race condition in which a signal takes two separate paths through a circuit. These race conditions may have different delays and are then recom-

bined to form a glitch or when the output of a flip-flop becomes metastable.

S

**sampling** The process of converting an analog signal into a series of digital values or reversed.

schematic A diagram, drawing, or sketch that details the elements of a system, such as the elements of an

electrical circuit or the elements of a logic diagram for a computer.

seed value An initial value loaded into a linear feedback shift register or random number generator.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or channel.



**set** To force a bit/register to a value of logic 1.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one

value to another.

**shift** The movement of each bit in a word one position to either the left or right. For example, if the hex

value 0x24 is shifted one place to the left, it becomes 0x48. If the hex value 0x24 is shifted one

place to the right, it becomes 0x12.

shift register A memory storage device that sequentially shifts a word either left or right to output a stream of

serial data.

sign bit The most significant binary digit, or bit, of a signed binary number. If set to a logic 1, this bit rep-

resents a negative quantity.

signal A detectable transmitted energy that can be used to carry information. As applied to electronics,

any transmitted electrical impulse.

silicon ID A unique identifier of the PSoC silicon.

**skew** The difference in arrival time of bits transmitted at the same time, in parallel transmission.

slave device A device that allows another device to control the timing for data exchanges between two

devices. Or when devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external

interface. The controlling device is called the master device.

software A set of computer programs, procedures, and associated documentation about the operation of a

data processing system (for example, compilers, library routines, manuals, and circuit diagrams). Software is often written first as source code, and then converted to a binary format that is spe-

cific to the device on which the code will be executed.

software reset A partial reset executed by software to bring part of the system back to a known state. A software

reset will restore the M8CP to a know state but not PSoC blocks, systems, peripherals, or registers. For a software reset, the CPU registers (CPU\_A, CPU\_F, CPU\_PC, CPU\_SP, and CPU\_X)

are set to 0x00. Therefore, code execution will begin at flash address 0x0000.

SRAM An acronym for static random access memory. A memory device allowing users to store and

retrieve data at a high rate of speed. The term static is used because, when a value is loaded into an SRAM cell, it will remain unchanged until it is explicitly altered or until power is removed

from the device.

**SROM** An acronym for supervisory read only memory. The SROM holds code that is used to boot the

device, calibrate circuitry, and perform flash operations. The functions of the SROM may be

accessed in normal user code, operating from flash.

**stack** A stack is a data structure that works on the principle of Last In First Out (LIFO). This means that

the last item put on the stack is the first item that can be taken off.

stack pointer A stack may be represented in a computer's inside blocks of memory cells, with the bottom at a

fixed location and a variable stack pointer to the current top cell.

state machine The actual implementation (in hardware or software) of a function that can be considered to con-

sist of a set of states through which it sequences.



sticky

A bit in a register that maintains its value past the time of the event that caused its transition, has passed

stop bit

A signal following a character or block that prepares the receiving device to receive the next character or block.

switching

The controlling or routing of signals in circuits to execute logical or arithmetic operations, or to transmit data between specific points in a network.

switch phasing

The clock that controls a given switch, PHI1 or PHI2, in respect to the switch capacitor (SC) blocks. The PSoC SC blocks have two groups of switches. One group of these switches is normally closed during PHI1 and open during PHI2. The other group is open during PHI1 and closed during PHI2. These switches can be controlled in the normal operation, or in reverse mode if the PHI1 and PHI2 clocks are reversed.

synchronous

- A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.
- 2. A system whose operation is synchronized by a clock signal.

T

tap The connection between two blocks of a device created by connecting several blocks/compo-

nents in a series, such as a shift register or resistive voltage divider.

terminal count

The state at which a counter is counted down to zero.

threshold

The minimum value of a signal that can be detected by the system or sensor under consideration.

Thumb-2

The Thumb-2 instruction set is a highly efficient and powerful instruction set that delivers significant benefits in terms of ease of use, code size, and performance. The Thumb-2 instruction set is a superset of the previous 16-bit Thumb instruction set, with additional 16-bit instructions along-side 32-bit instructions.

transistors

The transistor is a solid-state semiconductor device used for amplification and switching, and has three terminals: a small current or voltage applied to one terminal controls the current through the other two. It is the key component in all modern electronics. In digital circuits, transistors are used as very fast electrical switches, and arrangements of transistors can function as logic gates, RAM-type memory, and other devices. In analog circuits, transistors are essentially used as amplifiers.

tristate

A function whose output can adopt three states: 0, 1, and Z (high impedance). The function does not drive any value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit, allowing another output to drive the same *net*.

U

**UART** A UART or universal asynchronous receiver-transmitter translates between parallel bits of data

A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.



**user** The person using the PSoC device and reading this manual.

user modules Pre-build, pre-tested hardware/firmware peripheral functions that take care of managing and

configuring the lower level Analog and Digital PSoC Blocks. User Modules also provide high

level API (Application Programming Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified

during normal program execution and not just during initialization. Registers in bank 1 are most

likely to be modified only during the initialization phase of the program.

V

**V**<sub>DDD</sub> A name for a power net meaning "voltage drain." The most positive power supply signal. Usually

5 or 3.3 volts.

volatile Not guaranteed to stay the same value or level when not in scope.

**V**<sub>SS</sub> A name for a power net meaning "voltage source." The most negative power supply signal.

W

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU will reset after a specified

period of time.

waveform The representation of a signal as a plot of amplitude versus time.

X

**XOR** See Boolean Algebra.



# Index



A	I/O system	
active mode	watchdog timer	99
PSoC94		
analog I/O		
	G	
	glossary	343
В	GPIO pins in creation of buttons and sliders	74
block diagram	'	
program and debug interface		
watchdog timer circuit	Н	
brownout reset		0.5
biownout reset	hibernate mode	
	Hibernate wakeup reset	
	high impedance analog drive modehigh impedance digital drive mode	
C	how it works	07
clock distribution	watchdog timer	100
clock sources	watchdog timer	100
distribution		
clocking system	1	
introduction		
Cortex-M0	I/O drive mode	
features	high impedance analog	
instruction set	high impedance digital	
registers	open drain	
	resistive	
	strong	67
D	I/O system	71
development kits	analog I/O	
document	CapSense features	
glossary	introduction	
revision history	LCD drive capabilities	
	open drain modes	
_	register summary	
E	resistive modes	
exception	slew rate control	68
HardFault 54	strong drive mode	67
NMI	identifying reset sources	104
PendSV	internal low speed oscillator	
reset	internal main oscillator	78
SVCall	internal regulators	87
SysTick	introduction	
external reset	clock generator	
	I/O system	
E	reset	103
F	successive approximation register analog	0.40
features	to digital convertor	243



I	W
LCD drive	watchdog reset
I/O system capabilities74	watchdog timer
, o o, o.e oupaziniso 111111111111111111111111111111111111	disabling
	enabling101
0	features
	how it works
oscillators	interrupts
internal PSoC	operating modes
overview, document	. •
revision history15	
P	
power on reset	
program and debug	
PSoC	
protection fault reset	
PSoC	
active mode	
program and debug	
R	
register summary	
I/O system	
registers	
Cortex-M0	
regulator	
internal87	
reset	
identifying sources104	
introduction103	
reset sources	
description	
revision history	
6	
S	
SAR ADC	
introduction	
sleep mode	
slew rate control in I/O system	
software initiated reset	
stop wakeup reset	
support	
program and debug interface322	
system call	
overview	
U	
upgrades23	