64Mb K-die SDRAM Specification

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

^{*} Samsung Electronics reserves the right to change products or specification without notice.



Revision History

| Revision | Month | Year | History |
|----------|-----------|------|----------------------------------|
| 0.0 | January | 2005 | - Target spec release |
| 0.1 | March | 2005 | - Change DC current |
| 0.2 | April | 2005 | - Delete bit organization for x4 |
| 0.3 | July | 2005 | - Delete 7ns speed bin |
| 1.0 | September | 2005 | - Final spec release |
| 1.1 | February | 2006 | - Added 5ns speed bin for x16 |

2M x 8Bit x 4Banks / 1M x 16Bit x 4Banks SDRAM

FEATURES

- JEDEC standard 3.3V power supply
- · LVTTL compatible with multiplexed address
- · Four banks operation
- · MRS cycle with address key programs
 - -. CAS latency (2 & 3)
 - -. Burst length (1, 2, 4, 8 & Full page)
 - -. Burst type (Sequential & Interleave)
- · All inputs are sampled at the positive going edge of the system clock
- Burst read single-bit write operation
- DQM (x8) & L(U)DQM (x16) for masking
- · Auto & self refresh
- 64ms refresh period (4K cycle)
- Pb/Pb-free Package
- · RoHS compliant for Pb-free Package

GENERAL DESCRIPTION

The K4S640832K / K4S641632K is 67,108,864 bits synchronous high data rate Dynamic RAM organized as $4 \times 2,097,152$ words by 8 bits, / $4 \times 1,048,576$ words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.


Ordering Information

| Part No. | Orgainization | Orgainization Max Freq. | | Package | |
|----------------------|---------------|-------------------------|-------|--------------------------------|--|
| K4S640832K-T(U)C/L75 | 8Mb x 8 | 133MHz(CL=3) | | | |
| K4S641632K-T(U)C/L50 | | 200MHz(CL=3) | LVTTL | 54pin TSOP(II) Pb (Pb-free) | |
| K4S641632K-T(U)C/L60 | 4Mb x 16 | 166MHz(CL=3) | LVIIL | | |
| K4S641632K-T(U)C/L75 | | 133MHz(CL=3) | | | |

| Organization | Row Address | Column Address | | |
|--------------|-------------|----------------|--|--|
| 8Mx8 | A0~A11 | A0-A8 | | |
| 4Mx16 | A0~A11 | A0-A7 | | |

Row & Column address configuration

Package Physical Dimension



54Pin TSOP(II) Package Dimension

FUNCTIONAL BLOCK DIAGRAM I/O Control **LWE** Data Input Register LDQM Bank Select 2M x 8 / 1M x 16 Refresh Counter Output Buffer Row Decoder Sense AMP Row Buffer 2M x 8 / 1M x 16 → DQi Address Register 2M x 8 / 1M x 16 CLK 2M x 8 / 1M x 16 **ADD** Column Decoder LRAS LCBR Col. Buffer Latency & Burst Length **LCKE** Programming Register **LWE LCAS LWCBR** LRAS **LCBR** LDQM Timing Register CS RAS CAS WE CLK CKE L(U)DQM

* Samsung Electronics reserves the right to change products or specification without notice.

PIN CONFIGURATION (Top view)

| x16 | x8 | | | x8 | x16 | |
|---------------|-------------|-----------------------|----------------------------|------------|--------------|--------------------|
| VDD | VDD | _ 1 O | 54 🗖 | Vss | Vss | |
| DQ0 | DQ0 | Q 2 | 53 🗖 | DQ7 | DQ15 | |
| VDDQ | VDDQ | 4 3 | 52 🗖 | Vssq | Vssq | |
| DQ1 | N.C | <u> </u> | 51 | N.C | DQ14 | |
| DQ2 | DQ1 | 5 | 50 | DQ6 | DQ13 | |
| Vssq | Vssq | 6 | 49 | VDDQ | VDDQ | |
| DQ3 DQ4 | N.C DQ2 | □ 7 □ 8 | 48 | N.C DQ5 | DQ12 DQ11 | |
| VDDQ | VDDQ | 8 9 | 47 - 46 - | Vssq | Vssq | |
| DQ5 | N.C | 10 | 45 | N.C | DQ10 | |
| DQ6 | DQ3 | ∃iĭ | 44 | DQ4 | DQ9 | |
| Vssq | Vssq | 12 | 43 | VDDQ | VDDQ | |
| DQ7 | N.C | d 13 | 42 | N.C | DQ8 | |
| Vdd | VDD | 口 14 | 41 🗖 | Vss | Vss | |
| LD <u>QM</u> | N.C | 口 15 | 40 🗖 | N.C/RFU | N.C/RFU | |
| WE | WE | 1 6 | 39 🗖 | DQM | UDQM | |
| CAS | CAS | 9 17 | 38 🗖 | CLK | CLK | |
| R <u>AS</u> | R <u>AS</u> | <u> </u> | 37 | CKE | CKE | |
| CS | CS | 19 | 36 | N.C | N.C | |
| BA0 | BA0 | □ 20 □ 21 | 35 | A11 | A11 | |
| BA1 A10/AP | BA1 | 7 | 34 | A9 | A9 | |
| ATU/AP | ATU/AP | □ 22 □ 23 | 33 - 32 - | A8 A7 | A8 A7 | |
| A1 | A1 | 2 3 2 4 | 31 🗗 | A6 | A6 | |
| A2 | A2 | 2 5 | 30 | A5 | A5 | 54Pin TSOP (II) |
| A3 | A3 | 26 | 29 | A4 | A4 | (400mil x 875mil) |
| VDD | VDD | 27 | 28 | Vss | Vss | (0.8 mm Pin pitch) |
| | | | | | | () |

PIN FUNCTION DESCRIPTION

| Pin | Name | Input Function |
|-----------|---|---|
| CLK | System clock | Active on the positive going edge to sample all inputs. |
| CS | Chip select | Disables or enables device operation by masking or enabling all inputs except CLK, CKE and DQM |
| CKE | Clock enable | Masks system clock to freeze operation from the next clock cycle. CKE should be enabled at least one cycle prior to new command. Disable input buffers for power down in standby. |
| A0 ~ A11 | Address | Row/column addresses are multiplexed on the same pins. Row address: RA0 ~ RA11, Column address: (x8: CA0 ~ CA8, x16: CA0 ~ CA7) |
| BA0 ~ BA1 | Bank select address | Selects bank to be activated during row address latch time. Selects bank for read/write during column address latch time. |
| RAS | Row address strobe | Latches row addresses on the positive going edge of the CLK with RAS low. Enables row access & precharge. |
| CAS | Column address strobe | Latches column addresses on the positive going edge of the CLK with $\overline{\text{CAS}}$ low. Enables column access. |
| WE | Write enable | Enables write operation and row precharge. Latches data in starting from CAS, WE active. |
| DQM | Data input/output mask | Makes data output Hi-Z, tsHz after the clock and masks the output. Blocks data input when DQM active. |
| DQ0 ~ N | Data input/output | Data inputs/outputs are multiplexed on the same pins. (x8 : DQ0 ~ 7), (x16 : DQ0 ~ 15) |
| VDD/Vss | Power supply/ground | Power and ground for the input buffers and the core logic. |
| VDDQ/VSSQ | Data output power/ground | Isolated power supply and ground for the output buffers to provide improved noise immunity. |
| N.C/RFU | No connection /reserved for future use | This pin is recommended to be left No Connection on the device. |

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Value | Unit |
|---------------------------------------|-----------|------------|------|
| Voltage on any pin relative to Vss | VIN, VOUT | -1.0 ~ 4.6 | V |
| Voltage on VDD supply relative to Vss | VDD, VDDQ | -1.0 ~ 4.6 | V |
| Storage temperature | Tstg | -55 ~ +150 | °C |
| Power dissipation | PD | 1 | W |
| Short circuit current | los | 50 | mA |

Note: Permanent device damage may occur if "ASOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, TA = 0 to 70°C)

| Parameter | Symbol | Min | Тур | Max | Unit | Note |
|---------------------------|-----------|------|-----|---------|------|------------|
| Supply voltage | Vdd, Vddq | 3.0 | 3.3 | 3.6 | V | |
| Input logic high voltage | VIH | 2.0 | 3.0 | VDD+0.3 | V | 1 |
| Input logic low voltage | VIL | -0.3 | 0 | 0.8 | V | 2 |
| Output logic high voltage | Vон | 2.4 | - | - | V | Iон = -2mA |
| Output logic low voltage | Vol | - | - | 0.4 | V | IoL = 2mA |
| Input leakage current | lu | -10 | - | 10 | uA | 3 |

Notes: 1. VIH (max) = 5.6V AC.The overshoot voltage duration is ≤ 3 ns.

- 2. VIL (min) = -2.0V AC. The undershoot voltage duration is \leq 3ns.
- 3. Any input $0V \le VIN \le VDDQ$.

Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.

CAPACITANCE (VDD = 3.3V, TA = $23^{\circ}C$, f = 1MHz, VREF = $1.4V \pm 200 \text{ mV}$)

| Pin | Symbol | Min | Max | Unit | Note |
|-------------------------------------|--------|-----|-----|------|------|
| Clock | Cclk | 2.5 | 4.0 | pF | |
| RAS, CAS, WE, CS, CKE, DQM | CIN | 2.5 | 5.0 | pF | |
| Address | CADD | 2.5 | 5.0 | pF | |
| (x8 : DQ0 ~ DQ7), (x16 : DQ0 ~DQ15) | Соит | 4.0 | 6.5 | pF | |

DC CHARACTERISTICS (x8)

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C for x8)

| Parameter | Symbol | Test Condition | Version | Unit | Note | |
|---|--------|--|---|------|-------|------|
| Parameter | Symbol | rest Condition | | 75 | Oilit | Note |
| Operating current (One bank active) | ICC1 | Burst length = 1 tRc ≥ tRc(min) lo = 0 mA | C ≥ tRC(min) = 0 mA (E ≤ VIL(max), tCC = 10ns | | mA | 1 |
| Precharge standby current in | Icc2P | CKE ≤ VIL(max), tcc = 10ns | | 1 | mA | |
| power-down mode | Icc2PS | CKE & CLK ≤ VIL(max), tcc = ∞ | | 1 | | |
| Precharge standby current in | Icc2N | CKE \geq VIH(min), $\overline{CS} \geq$ VIH(min), tcc $\stackrel{:}{:}$ Input signals are changed one time (| | 15 | m A | |
| non power-down mode | Icc2NS | CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable | 6 | - mA | | |
| Active standby current in | Icc3P | CKE ≤ V _{IL} (max), tcc = 10ns | 3 | mA | | |
| power-down mode | Icc3PS | CKE & CLK ≤ VIL(max), tcc = ∞ | 3 | ША | | |
| Active standby current in non power-down mode | Icc3N | CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = Input signals are changed one time of | 30 | mA | | |
| (One bank active) | Icc3NS | CKE ≥ VIH(min), CLK ≤ VIL(max), tcc Input signals are stable |) = ∞ | 25 | IIIA | |
| Operating current (Burst mode) | ICC4 | Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs | | 80 | mA | 1 |
| Refresh current | ICC5 | trc ≥ trc(min) | | 85 | mA | 2 |
| Self refresh current | loce | CKE < 0.2V | С | 1 | mA | 3 |
| Gen renesii cunent | ICC6 | ICC6 CKE ≤ 0.2V | | 400 | uA | 4 |

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S640832K-T(U)C
- 4. K4S640832K-T(U)L
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)

DC CHARACTERISTICS (x16)

(Recommended operating condition unless otherwise noted, TA = 0 to 70°C for x16 only)


| Parameter | Symbol | Test Condition | | Version | | | Unit | Note |
|---|--------------------|--|---------------|---------|------|----|-------|------|
| Faranietei | Syllibol | rest Condition | est Condition | | 60 | 75 | Oilit | Note |
| Operating current (One bank active) | ICC1 | Burst length = 1 tRc ≥ tRc(min) lo = 0 mA | | 80 | 70 | 55 | mA | 1 |
| Precharge standby current in | Icc2P | CKE ≤ VIL(max), tcc = 10ns | | | 1 | | mA | |
| power-down mode | Icc2PS | CKE & CLK ≤ VIL(max), tcc = ∞ | | | 1 | | | |
| Precharge standby current in | ICC2N | CKE ≥ VIH(min), CS ≥ VIH(min), tcc = 10 Input signals are changed one time durir | | 15 | | | mA | |
| non power-down mode | Icc2NS | $CKE \ge VIH(min), CLK \le VIL(max), tcc = \infty$ Input signals are stable | | | IIIA | | | |
| Active standby current in | Icc3P | CKE ≤ VIL(max), tcc = 10ns | | | 3 | | | |
| power-down mode | Icc3PS | CKE & CLK ≤ VIL(max), tcc = ∞ | | | 3 | | | |
| Active standby current in non power-down mode | Icc3N | CKE \geq VIH(min), $\overline{\text{CS}} \geq$ VIH(min), tcc = 10ns Input signals are changed one time during 20ns | | | 30 | | | |
| (One bank active) | Icc3NS | CKE \geq VIH(min), CLK \leq VIL(max), tcc = ∞ Input signals are stable | | | 25 | | | |
| Operating current (Burst mode) | ICC4 | Io = 0 mA Page burst 4Banks Activated tccd = 2CLKs | | 110 | 100 | 85 | mA | 1 |
| Refresh current | ICC5 | trc ≥ trc(min) | | | 100 | 85 | mA | 2 |
| Self refresh current | t 1000 CVF < 0.21/ | | С | | 1 | • | mA | 3 |
| Sell refresh current | ICC6 | CKE ≤ 0.2V | | 400 | | uA | 4 | |

Notes: 1. Measured with outputs open.

- 2. Refresh period is 64ms.
- 3. K4S641632K-T(U)C
- 4. K4S641632K-T(U)L
- 5. Unless otherwise noted, input swing level is CMOS(VIH /VIL=VDDQ/VSSQ)

AC OPERATING TEST CONDITIONS (VDD = $3.3V \pm 0.3V$, TA = 0 to 70° C)

| Parameter | Value | Unit |
|---|-------------|------|
| AC input levels (Vih/Vil) | 2.4/0.4 | V |
| Input timing measurement reference level | 1.4 | V |
| Input rise and fall time | tr/tf = 1/1 | ns |
| Output timing measurement reference level | 1.4 | V |
| Output load condition | See Fig. 2 | |



(Fig. 1) DC output load circuit

(Fig. 2) AC output load circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

| Parameter | | Symbol | | Version | | Unit | Note |
|------------------------------------|----------|-----------|-------------|---------|------|------|-------|
| | | Symbol | 50 | 60 | 75 | Onit | Note |
| Row active to row active dela | у | trrd(min) | 10 | 12 | 15 | ns | 1 |
| RAS to CAS delay | | trcd(min) | 15 | 18 | 20 | ns | 1 |
| Row precharge time | | trp(min) | 15 | 18 | 20 | ns | 1 |
| Row active time | | tras(min) | 40 | 42 | 45 | ns | 1 |
| Row active time | | tras(max) | 100 | | | us | |
| Row cycle time | | trc(min) | 55 | 60 | 65 | ns | 1, 6 |
| Last data in to row precharge | | trdl(min) | 2 | | | CLK | 2,5,6 |
| Last data in to Active delay | | tdal(min) | 2 CLK + tRP | | | - | 5 |
| Last data in to new col. addre | ss delay | tcdl(min) | 1 | | | CLK | 2 |
| Last data in to burst stop | | tBDL(min) | 1 | | | CLK | 2 |
| Col. address to col. address delay | | tccd(min) | 1 | | | CLK | 3 |
| Number of valid output data | CAS late | ency = 3 | 2 | | | 00 | 4 |
| Number of valid output data | CAS late | ency = 2 | | | - ea | 4 | |

Notes: 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.

- 2. Minimum delay is required to complete write.
- 3. All parts allow every cycle column address change.
- 4. In case of row precharge interrupt, auto precharge and read burst stop.
- 5. In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported. SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
- 6. trc =trfc, trdl = twr.



AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

| Parameter | | Symbol | 50 | | 60 | | 75 | | Unit | Note |
|---------------------------|---------------|----------|-----|------|-------|------|-----|------|-------|------|
| | | Syllibol | Min | Max | Min | Max | Min | Max | Oilit | Note |
| CLK avalations | CAS latency=3 | tcc | 5 | 1000 | 6 | 1000 | 7.5 | 1000 | ns | 1 |
| CLK cycle time | CAS latency=2 | icc | - | | 10 | | 10 | 1000 | | ' |
| CLK to valid output delay | CAS latency=3 | tsac | - | 4.5 | - | 5 | - | 5.4 | ns | 1,2 |
| | CAS latency=2 | ISAC | - | - | - | 6 | - | 6 | | 1,2 |
| Output data hold time | CAS latency=3 | tон | 2 | - | 2.5 | - | 3 | - | - ns | |
| | CAS latency=2 | | - | - | 3 | - | 3 | - | 115 | 2 |
| CLK high pulse width | | tсн | 2 | - | 2.5 | - | 2.5 | - | ns | 3 |
| CLK low pulse width | 1 | tcL | 2 | - | 2.5 | - | 2.5 | - | ns | 3 |
| Input setup time | | tss | 1.5 | - | 1.5 | - | 1.5 | - | ns | 3, 4 |
| Input hold time | | tsн | 1 | - | 1 | - | 0.8 | - | ns | 3, 4 |
| CLK to output in Low-Z | | tsız | 1 | - | 1 | - | 1 | - | ns | 2 |
| CLK to output in Hi-Z | CAS latency=3 | tsнz | - | 4.5 | 4.5 - | 5 | - | 5.4 | ne | |
| | CAS latency=2 | เอศZ | - | - | - | 6 | - | 6 | ns | |

Notes: 1. Parameters depend on programmed CAS latency.

- 2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
- 3. Assumed input rise and fall time (tr & tf) = 1ns.
 - If tr & tf is longer than 1ns, transient time compensation should be considered,
 - i.e., [(tr + tf)/2-1]ns should be added to the parameter.
- 4. tss applies for address setup time, clock enable setup time, commend setup time and data setup time tsh applies for address holde time, clock enable hold time, commend hold time and data hold time

DQ BUFFER OUTPUT DRIVE CHARACTERISTICS

| Parameter | Symbol | Condition | Min | Тур | Max | Unit | Notes |
|------------------|--------|--|------|-----|------|----------|-------|
| Output rise time | trh | Measure in linear region : 1.2V ~ 1.8V | 1.37 | | 4.37 | Volts/ns | 3 |
| Output fall time | tfh | Measure in linear region : 1.2V ~ 1.8V | 1.30 | | 3.8 | Volts/ns | 3 |
| Output rise time | trh | Measure in linear region : 1.2V ~ 1.8V | 2.8 | 3.9 | 5.6 | Volts/ns | 1,2 |
| Output fall time | tfh | Measure in linear region : 1.2V ~ 1.8V | 2.0 | 2.9 | 5.0 | Volts/ns | 1,2 |


Notes: 1. Rise time specification based on 0pF + 50 Ω to Vss, use these values to design to.

- 2. Fall time specification based on 0pF + 50 Ω to VDD, use these values to design to.
- 3. Measured into 50pF only, use these values to characterize to.
- 4. All measurements done with respect to Vss.

IBIS SPECIFICATION

Iон Characteristics (Pull-up)


| ion onaracteristics (i un-up) | | | | | | | | | |
|-------------------------------|---------------|---------------|--|--|--|--|--|--|--|
| Voltage | 200MHz/133MHz | 200MHz/133MHz | | | | | | | |
| vollage | Min | Max | | | | | | | |
| (V) | I (mA) | I (mA) | | | | | | | |
| 3.45 | - | -1.68 | | | | | | | |
| 3.30 | - | -19.11 | | | | | | | |
| 3.00 | -0.35 | -51.87 | | | | | | | |
| 2.70 | -3.75 | -90.44 | | | | | | | |
| 2.50 | -6.65 | -107.31 | | | | | | | |
| 1.95 | -13.75 | -137.9 | | | | | | | |
| 1.80 | -17.75 | -158.34 | | | | | | | |
| 1.65 | -20.55 | -173.6 | | | | | | | |
| 1.50 | -23.55 | -188.79 | | | | | | | |
| 1.40 | -26.2 | -199.01 | | | | | | | |
| 1.00 | -36.25 | -241.15 | | | | | | | |
| 0.20 | -46.5 | -351.68 | | | | | | | |



IoL Characteristics (Pull-down)

| ior onaracteristics (i all down) | | | | | | | | | |
|----------------------------------|---------------|---------------|--|--|--|--|--|--|--|
| Voltage | 200MHz/133MHz | 200MHz/133MHz | | | | | | | |
| Voltage | Min | Max | | | | | | | |
| (V) | I (mA) | I (mA) | | | | | | | |
| 3.45 | 43.92 | 155.82 | | | | | | | |
| 3.30 | - | - | | | | | | | |
| 3.00 | 43.36 | 153.72 | | | | | | | |
| 1.95 | 41.20 | 148.40 | | | | | | | |
| 1.80 | 40.56 | 146.02 | | | | | | | |
| 1.65 | 39.60 | 141.75 | | | | | | | |
| 1.50 | 38.40 | 136.08 | | | | | | | |
| 1.40 | 37.28 | 131.39 | | | | | | | |
| 1.00 | 30.08 | 105.84 | | | | | | | |
| 0.85 | 26.64 | 93.66 | | | | | | | |
| 0.65 | 21.52 | 75.25 | | | | | | | |
| 0.40 | 14.16 | 49.14 | | | | | | | |


200MHz/133MHz Pull-down



VDD Clamp @ CLK, CKE, CS, DQM & DQ

| VDD (V) | I (mA) |
|---------|--------|
| 0.0 | 0.0 |
| 0.2 | 0.0 |
| 0.4 | 0.0 |
| 0.6 | 0.0 |
| 0.7 | 0.0 |
| 0.8 | 0.0 |
| 0.9 | 0.0 |
| 1.0 | 0.23 |
| 1.2 | 1.34 |
| 1.4 | 3.02 |
| 1.6 | 5.06 |
| 1.8 | 7.35 |
| 2.0 | 9.83 |
| 2.2 | 12.48 |
| 2.4 | 15.30 |
| 2.6 | 18.31 |
| | |


Minimum VDD clamp current (Referenced to VDD)



Vss Clamp @ CLK, CKE, $\overline{\text{CS}}$, DQM & DQ

| Vss (V) | I (mA) |
|---------|--------|
| -2.6 | -57.23 |
| -2.4 | -45.77 |
| -2.2 | -38.26 |
| -2.0 | -31.22 |
| -1.8 | -24.58 |
| -1.6 | -18.37 |
| -1.4 | -12.56 |
| -1.2 | -7.57 |
| -1.0 | -3.37 |
| -0.9 | -1.75 |
| -0.8 | -0.58 |
| -0.7 | -0.05 |
| -0.6 | 0.0 |
| -0.4 | 0.0 |
| -0.2 | 0.0 |
| 0.0 | 0.0 |

Minimum Vss clamp current



Voltage

— I (mA)

SIMPLIFIED TRUTH TABLE

(V=Valid, X=Don't care, H=Logic high, L=Logic low)

| Command | | | CKEn-1 | CKEn | cs | RAS | CAS | WE | DQM | BA 0,1 | A10/AP | A11, A9 ~ A0 | Note | | |
|------------------------------------|-----------------|--------------|--------|------|----|-----|------|-----|---------------|---------------|--------|-------------------|------|--|--|
| Register Mode register set | | Н | Х | L | L | L | L | Х | OP code | | | 1,2 | | | |
| | Auto refresh | ito refresh | | Н | L | L | L | Н | Х | Х | | | 3 | | |
| Refresh | 0-14 | Entry | Н | L | | _ | | | ^ | | | | 3 | | |
| Kellesii | Self refresh | Exit | L | Н | L | Η | Н | Н | Х | | | | Х | | |
| | | LAIL | L | 11 | Ι | Χ | Χ | Χ | ^ | | | 3 | | | |
| Bank active & row addr. | | Н | Х | L | L | Н | Н | Х | V Row address | | ddress | | | | |
| Read & | Auto precha | irge disable | Н | Х | L | Н | L | Н | х | ٧ | L | Column address | 4 | | |
| column address | Auto precha | irge enable | 11 | ^ | _ | 11 | _ L | '' | | V | Н | | 4,5 | | |
| Write & | | | Н | Х | L | Η | L | L | Х | V | L | Column address | 4 | | |
| column address Auto precha | | rge enable | | | | | | | | | Н | | 4,5 | | |
| Burst stop | | | Н | Х | L | Н | Н | L | Х | | Х | | 6 | | |
| Precharge | Bank select | ion | Н | Х | L | L | Н | L | Х | V | L X | V | | | |
| Frecharge | All banks | | " | ^ | _ | | - 11 | _ L | ^ | Х | н ^ | | | | |
| Ola ala assas and an | | Entry | Н | L | Η | Х | Х | Х | Х | X | | | | | |
| Clock suspend or active power down | 1 | Entry | | | Ш | > | V | V | | | | | | | |
| don'to portor don't | • | Exit | L | Н | Х | Х | Х | Х | Х | | | | | | |
| | | Entry | Н | L | Н | Х | Х | Х | × | | | | | | |
| Prochargo nower | down mode | Entry | ''' | L | L | Н | Н | Н | | X | | | | | |
| Precharge power down mode —— | | Exit | L | Н | Н | Х | Х | Х | Х | ^ | | | | | |
| | | EXIL | L | | L | V | V | V | ^ | | | | | | |
| DQM | | Н | | | Х | | | V | | Х | | 7 | | | |
| No operation command | | Н | Х | Н | Х | Х | Х | Х | | Х | | | | | |
| No operation command | | 11 | ^ | L | Н | Н | Н | _ ^ | | ^ | | | | | |

Notes: 1. OP Code: Operand code

Ao ~ A11 & BAo ~ BA1 : Program keys. (@ MRS)

2. MRS can be issued only at all banks precharge state.

A new command can be issued after 2 CLK cycles of MRS.

3. Auto refresh functions are as same as CBR refresh of DRAM.

The automatical precharge without row precharge command is meant by "Auto".

Auto/self refresh can be issued only at all banks precharge state.

4. BA0 ~ BA1: Bank select addresses.

If both BAo and BA1 are "Low" at read, write, row active and precharge, bank A is selected.

If both BAo is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.

If both BAo is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.

If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected. If A10/AP is "High" at row precharge, BA0 and BA1 is ignored and all banks are selected.

5. During burst read or write with auto precharge, new read/write command can not be issued.

Another bank read/write command can be issued after the end of burst.

New row active of the associated bank can be issued at tRP after the end of burst.

- 6. Burst stop command is valid at every burst length.
- 7. DQM sampled at positive going edge of a CLK and masks the data-in at the very CLK (Write DQM latency is 0), but makes Hi-Z state the data-out of 2 CLK cycles after. (Read DQM latency is 2)