

2012/08/01 - 1 - Confidential



Table of Contents

2. KEY PERFORMANCE 6 3. GENERAL DESCRIPTION 7 4. BLOCK DIAGRAM 7 5. PIN CONFIGURATION 8 6. PIN DESCRIPTIONS 9 7. PACKAGE OUTLINE 10 8. REFERENCE CIRCUIT 11	,	<i></i>		
3. GENERAL DESCRIPTION	1.			6
4. BLOCK DIAGRAM				ء6 عال
5. PIN CONFIGURATION 8. 6. PIN DESCRIPTIONS 9. 7. PACKAGE OUTLINE 16. 8. REFERENCE CIRCUIT 11. 9. POWER SEQUENCE 12. 9.1. Power On Sequence with Internal VDD 12. 9.2. Power On Sequence with External VDD 13. 9.4. Power Off Sequence with External VDD 13. 9.5. Power Down Sequence 14. 10. FUNCTION DESCRIPTION 15. 10.1. Pixel Array 15. 10.2. Default Readout Order 15. 10.3. Analog Gain Control 16. 10.4. 10-Bit ADC 16. 10.5. Image Windowing 16. 10.6. Output Format 17. 10.7. MSB/LSB Swap 19. 10.8. Special Effects 26. 10.9. Gamma Correction 21. 11. Two-Wire Special Interface Bus 22. 11.1. Single Read from Current Location 24. 11.2. Single Read from Current Location 24. 11.3. Sequential Read, Start from Random Location 24. 11.4. Sequential Read, Start from Current Location 25.				7 -
6. PIN DESCRIPTIONS				7
7. PACKAGE OUTLINE	5.			ε
8. REFERENCE CIRCUIT	6.			S
9. POWER SEQUENCE	7.		۸(۱)	10
9.1. Power On Sequence with Internal VDD. 12 9.2. Power On Sequence with External VDD. 12 9.3. Power Off Sequence with Internal VDD. 13 9.4. Power Off Sequence with External VDD. 13 9.5. Power Down Sequence. 14 10. FUNCTION DESCRIPTION. 15 10.1. Pixel Array. 15 10.2. Default Readout Order 15 10.3. Analog Gain Control. 16 10.4. 10-Bit ADC. 16 10.5. Image Windowing. 16 10.6. Output Format. 17 10.7. MSB/LSB Swap. 15 10.8. Special Effects. 26 10.9. Gamma Correction. 21 10.10. Luminance Acculation Mode. 21 11. Two-Wire Sterial Interface Bus. 22 11.1. Single Read from Random Location. 24 11.2. Single Read from Current Location. 24 11.3. Sequential Read, Start from Random Location. 24 11.4. Sequential Read, Start from Current Location. 25	8.			11
9.2. Power On Sequence with External VDD 12 9.3. Power Off Sequence with Internal VDD 13 9.4. Power Off Sequence with External VDD 13 9.5. Power Down Sequence 14 10. FUNCTION DESCRIPTION 15 10.1. Pixel Array 15 10.2. Default Readout Order 15 10.3. Analog Gain Control 16 10.4. 10-Bit ADC 16 10.5. Image Windowing 16 10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 26 10.9. Gamma Correction 21 10.10. Luminang Real Station Mode 21 11. Two-Wire Start Interface Bus 22 11.1. Single Read from Current Location 24 11.2. Single Read from Current Location 24 11.3. Squential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25	9.	Pow		12
9.3. Power Off Sequence with Internal VDD	(9.1.	Power On Sequence with Internal VDD	12
9.4. Power Off Sequence with External VDD 13 9.5. Power Down Sequence 14 10. FUNCTION DESCRIPTION 15 10.1. Pixel Array 15 10.2. Default Readout Order 13 10.3. Analog Gain Control 16 10.4. 10-Bit ADC 16 10.5. Image Windowing 16 10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminang Acculation Mode 21 11. Two-Wire Strat Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25	9	9.2.		
9.5. Power Down Sequence. 14 10. FUNCTION DESCRIPTION. 15 10.1. Pixel Array. 15 10.2. Default Readout Order. 15 10.3. Analog Gain Control. 16 10.4. 10-Bit ADC. 16 10.5. Image Windowing. 16 10.6. Output Format. 17 10.7. MSB/LSB Swap. 19 10.8. Special Effects. 26 10.9. Gamma Correction. 21 10.10. Luminance reculation Mode. 21 11. Two-Wire Serral Interface Bus. 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25	9	9.3.	Power Off Sequence with Internal VDD	13
10. FUNCTION DESCRIPTION 15 10.1. Pixel Array 15 10.2. Default Readout Order 15 10.3. Analog Gain Control 16 10.4. 10-Bit ADC 16 10.5. Image Windowing 16 10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminance Reculation Mode 21 11. Two-Wire Strait Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25	(9.4.	Power Off Sequence with External VDD	13
10.1. Pixel Array 15 10.2. Default Readout Order 15 10.3. Analog Gain Control 16 10.4. 10-Bit ADC 16 10.5. Image Windowing 16 10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminang Accellation Mode 21 11. Two-Wire Strait Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25	9	9.5.	Power Down Sequence	14
10.2. Default Readout Order 15 10.3. Analog Gain Control 16 10.4. 10-Bit ADC 16 10.5. Image Windowing 16 10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminance Acadiation Mode 21 11. Two-Wire Strait Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4: Sequential Read, Start from Current Location 25	10.	F	UNCTION DESCRIPTION	15
10.3. Analog Gain Control. 16 10.4. 10-Bit ADC. 16 10.5. Image Windowing. 16 10.6. Output Format. 17 10.7. MSB/LSB Swap. 19 10.8. Special Effects. 20 10.9. Gamma Correction. 21 10.10. Luminance Accellation Mode. 21 11. Two-Wire Strait Interface Bus. 22 11.1. Single Read from Random Location. 24 11.2. Single Read from Current Location. 24 11.3. Sequential Read, Start from Random Location. 24 11.4. Sequential Read, Start from Current Location. 25		10.1.	,	15
10.4. 10-Bit ADC		10.2.	Default Readout Order	15
10.4. 10-Bit ADC		10.3.	Analog Gain Control.	16
10.5. Image Windowing. 16 10.6. Output Format. 17 10.7. MSB/LSB Swap. 19 10.8. Special Effects. 20 10.9. Gamma Correction. 21 10.10. Luminance Accellation Mode. 21 11. Two-Wire Strait Interface Bus. 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.4.	10-Bit ADC	16
10.6. Output Format 17 10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminance Acculation Mode 21 11. Two-Wire Serval Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.5.	Image Windowing	16
10.7. MSB/LSB Swap 19 10.8. Special Effects 20 10.9. Gamma Correction 21 10.10. Luminance Acculation Mode 21 11. Two-Wire Strat Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.6.	Output Format	17
10.9. Gamma Correction 21 10.10. Luminance Acculation Mode 21 11. Two-Wire Strait Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.7.	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	19
10.10. Luminance Acculation Mode		10.8.	Special Effects	20
11. Two-Wire Strait Interface Bus 22 11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.9.	Gamma Correction	21
11.1. Single Read from Random Location 24 11.2. Single Read from Current Location 24 11.3. Sequential Read, Start from Random Location 24 11.4. Sequential Read, Start from Current Location 25		10.10.	Luminange Acculation Mode	21
11.2. Single Read from Current Location	11.	Tu	WO-WIRE SERIAL INTERFACE BUS	22
11.3. Sequential Read, Start from Random Location		11.1.	Single Read from Random Location	24
11.3. Sequential Read, Start from Random Location		11.2.	Single Read from Current Location	24
		11.3.		
		11.45%		
\\ \U \\ \frac{1}{2}		~~		
Sequential Write, Start at Random Location		TT:0	-	
JPEG OUTPUT TIMING27	**) JF	·	



1	2.1.	. Valid Mode	(.~X
1	2.2.	. Frame Mode 0	27
1	2.3.	S. Frame Mode 1	28
13.		CCIR656 OUTPUT TIMING	, 29
14.		CONTROL REGISTERS	30
1	4.1.	. Sensor Control Registers (0x3000)	30
1	4.2.	SOC Control Registers (0x3200)	37
1	4.3.		
1	4.4.	SOC Statistic Registers (0x3250)	40
1	4.5.		41
1	4.6.	SOC Auto-White Balance Registers (0x3290)	42
1	4.7.	'. SOC Auto-Exposure Registers (0x32B0)	43
1	4.8.	SOC Scaler Registers (0x32E0)	45
1	4.9.	SOC Output Format and Specical Effects Registers (0x32Fe)	46
1	4.10	0. Image Quality Control Registers (0x3300)	48
1	4.11		49
15.		CHIEF RAY ANGLE	
16.		ELECTRICAL CHARACTERISTICS.	51
1	6.1.	. ADSOIDLE MAXIMUM Ratings	51
1	6.2.		
1	6.3.	AC Characteristics	
15.	SMT	T Reflow Profile	53



Figures

		•
Fig. 1	Block Diagram	7
Fig. 2	Pin Configuration	8
Fig. 3	Package Outline	10
Fig. 4	Reference Circuit	11
Fig. 5	Power On Sequence with Internal VDD	12
Fig. 6	Power On Sequence with External VDD	12
Fig. 7	Power Off Sequence with Internal VDD	13
Fig. 8	Power Off Sequence with External VDD	13
Fig. 9	Power Down Sequence with Internal VDD	14
Fig. 10	Power Down Sequence with External VDD	14
Fig. 11	Color Filter Array Layout	15
Fig. 12	Default Readout Order	15
Fig. 13	Image Windowing	16
Fig. 14	HREF Timing	16
Fig. 15	VSYNC Timing	17
Fig. 16	Output Format YCbCr	17
Fig. 17	Al N	17
Fig. 18	Output Format RGB555	18
Fig. 19		18
Fig. 20	Output Format RGBx444	18
Fig. 21	Examples of Connections with External Devices	19
Fig. 22	Special Effects	20
Fig. 23	Gamma Correction	21
Fig. 24	Luminance Acculation Model	21
Fig. 25	Single read from random location	24
Fig. 26	Single read from correct location.	24
Fig. 27	Sequential read, start from random location	25
Fig. 28	Sequential read start from current location	25
Fig. 29	Single witte to random location	26
Fig. 30	Seguential write, start at random location	26
Fig. 31	#PS_Output_Mode = 0	27
Fig. 32	#BG_Output_Mode = 1	27
Fig.33	JPG_Output_Mode = 2	28
2012/0	08/01 - 4 - Confidentia	1/



NT99141

	NOVATEK NT99141
Fig. 34	CCIR656 Output Timing – Dummy Line
Fig. 35	CCIR656 Output Timing – Active Line
Fig. 36	Chief Ray Angle
Fig. 37	SMT Rwflow Profile
2012/0	
fitness for	ect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such
informatio	n.



1. Features

- Low dark current
- Auto black level calibration
- Two wire serial interface, 16-bit address and 8-bit data
- Support output format: YCbCr (4:2:2), RGB565, RGB555, RGB444, Raw, CCIR656, and REC also.
- Support image size: HD (1280 x 720), and any size from scaling down
- Lens shading correction
- Automatic control functions: Auto-Exposure control(AE), Auto-White Balance(AWB)
- Including: Sharpness, noise reduction, defect correction, gamma, color saturation adjust.
- Specical effects included.
- Embedded 1.5V regulator for core power
- Target module size: 8mm x 8mm
- Multi-Sensor Mode for 3D application.

2. Key Performance

Parameter		Value				
Array Size		1284 724				
	Digital	165 (±5%				
Power Supply	Analog	3.6V				
	I/O	1.7V ~ 3.6V				
Pixel Size		3.0 μm x 3.0 μm				
Image Area	, O	3852 μm x 2172 μm				
ADC Resolution	ELL	10 bits				
Shutter		Electronic Rolling Shutter				
Frame rate	640x360	60 fps				
Frame rate	HD (1280x720)	30 fps				
Color Filter Arrays		RGB Bayer pattern				
Maximum Data R	ate)	40Mp/s				
Maximum Clook	Rate	80MHz				
Power Consumpt)) IOD	215 mW @ HD JPG				
1 Ower Consumpt	1011	Standby: < 10 uA				



3. General Description

The NT99141 is such a high performance image sensor that by incorporating a 1284H x 724V image array an on-chip 10 bits ADC, and embedded image signal processor all the required image signal processing functions including sharpness, noise reduction, defect correction, gamma, and color saturation adjust - are face fault supported, while its easy controllability and usability are maintained by the two-wire serial interface bus.

It is suitable for use in products such as cellular phones and PC cameras. **Block Diagram** Two-wire Row decoder SCLK **Timing** serial (Pixel array interface control **SDATA** Column decoder Analog processing **JPEG RGB** YUV data output Digital image **ADC** Scaler processor Raw data output **Block Diagram**

2012/08/01 - 7 - Confidential



5. Pin Configuration

1

SDATA

D1

RESETN

E1

AGND

2

DGND

3

D0

(Top view)

Α АЗ A5 A6 **VDDIO** VDD D3 D5 **VDDIO VSYNC** В **B7** B2 В3 **B**5 **B8** B1 D1 MCLK D2 D4 D6 D8 **HREF** C C1 C2 C8

4

5

6

GPI

DGND

D

Ε




Fig. 2 Pin Configuration

2012/08/01 - 8 - Confidential



6. Pin Descriptions

I = input port

O = output port with normal driving/sinking

I/O = bi-directional port with normal driving/sinking

The Reset column below shows the pin's default state after a power reset.

Pin No.	Name	Туре	Reset	Descriptions
A1	VDDIO	Power		Digital power for I/O
A2	VDD	Power	-	Digital core power
A3	D3	O	-	Data output 3
A3 A4	D5	0	-	Data output 5
A5	VDDIO	Power		Digital power for I/O
A6	D7		-	
A6 A7	D9	0	-	Data output 7
	VSYNC	0	-	Data output 9
A8	1	0	-	Vertical synchronization
B1	D1	0	-	Data output 1
B2	MCLK	0	-	System clock input
B3	D2	0	-	Data output 2
B4	D4	0	-	Data output 4
B5	D6	0	-	Data output 6
B6	PCLK	0	-	Pixel clock output
B7	D8	0	-	Data output 8
B8	HREF	0	-	Horizon Areference
C1	SDATA	I/O	-	Two-wire serial interface bus data I/O
C2	DGND	Ground	-	Digital ground
C3	D0	0	-	Data output 0
C7	GPI	l		Multi-sensor function
C8	DGND	Ground	- 1/4	Digital ground
			4	Power on reset, active low
D1	RESETN	I .	1/10	0: reset
				1: normal
D2	SCLK	1 00	\\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarrow\rightarro	Two-wire serial interface bus clock input
		1/3		Power down mode select, active high
D3	PWRDN		-	0: normal mode
				1: power down mode
D4	NC S			NC
D5	NC O	<u> </u>	-	NC
D6	NC (X)	-	-	NC
D7	NC (-	-	NC
D8	AVDDPI X	Power	-	Pixel power
E1	AGNP 💙	Ground	-	Analog ground
E2	AVDD	Power	-	Analog power
E3	AVOD	Power	-	Analog power
E4	MeZ	-		NC
E5 %	AVDD	Power	-	Analog power
E6 🙉	AVDD	Power	-	Analog power
	AGND	Ground		Analog ground
E8	AGNDPIX	Ground	-	Pixel ground
	I CHOLIN	Jordana	1	i inoi ground


Note: D[9:0] is 10-bit Raw output(D9: MSB, D0: LSB), D[9:2] is 8-bit YUV/RGB/JPEG output

2012/08/01 - 9 - Confidential



7. Package Outline

	Symbol	Nominal	Min.	Max)
			μm	
Package Body Dimension X	Α	5406	5381	_e 5431
Package Body Dimension Y	В	4334	4309	4359
Package Height	С	780	720	840
Ball Height	C1	160	130	190
Package Body Thickness	C2	620	575	665
Thickness of Glass surface to wafer	C3	445	425)	465
Ball Diameter	D	300	270	330
Total Pin Count	N	37(5NC)		
Pin Count X axis	N1	8 (
Pin Count Y axis	N2	5	S	
Pins Pitch X axis	J1	620		
Pins Pitch Y axis	J2	800		
Edge to Pin Center Distance along X	S1	533	503	563
Edge to Pin Center Distance along Y	S2	(2 56)	537	597



- 10 - Confide


2012/08/01

- 10
Confidential

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



8. Reference Circuit



NOTE: VDDIO should be 2.3V pringher when using the internal regulator for digital power VDD

2012/08/01 - 11 - Confidential

Confidential



2012/08/01

9. Power Sequence

When power is applied to the NT99141, the following power sequences have to follow up.






Fig. 5 Power On Sequence with Internal VDD

9.2. Power On Sequence with External VDD




Fig. 6 Power On Sequence with External VDD

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



Power Off Sequence with Internal VDD $\stackrel{\ge}{=} \stackrel{0}{_{0}}$ T2: VDDIO, AVDD & AVDDRIX may VDDIO AVDD AVDDPIX Fig. 7 Power Off Sequence with Internal VDD **Power Off Sequence with External VDD** 9.4. VDD $\stackrel{\textstyle \geq}{\underset{\scriptstyle =}{\overset{}{\underset{}{\overset{}{\underset{}{\overset{}{\underset{}}{\overset{}{\underset{}}{\overset{}{\underset{}}{\overset{}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\overset{}}{\underset{}}{\underset{}}{\overset{}}{\underset{}}{\underset{}}{\overset{}}{\underset{}}{\underset{}}{\underset{}}{\overset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}{\underset{}}$ T3: T4: VDD, VDDIO, AVDD & VDDIO AVDDPIX may fall in any order AVDD **AVDDPIX**

Fig. 8 Power Off Sequence with External VDD

2012/08/01 - 13 - Confidential



9.5. Power Down Sequence

The NT99141 enter power down mode when PWRDN="H". The detail timing sequence, please see the below.

9.5.1. Power Down Sequence with Internal VDD




Fig. 9 Power Down Sequence with Internal VDD

9.5.2. Power Down Sequence with External VDD




Fig. 10 Power Down Sequence with External VDD

2012/08/01 - 14 - Confidential



10. Function Description

10.1. Pixel Array

The NT99141, a 1/4" CMOS image sensor with resolution of 1280H x 720V pixels, arranges its CFA color filter array) as a Bayer pattern, as shown in Fig. 11.




Fig. 11 Color Filter Array Layout

10.2. Default Readout Order

When the image of a scene is projected onto the active surface of the sensor, as shown in Fig. 12錯誤! 找不到參照來源。, the readout direction can be switched by setting the register 0x3022 bit[1:0] to modify the image in such a way that the image becomes mirrored in the horizontal and/or flipped in the vertical direction.




Fig. 12 Default Readout Order

2012/08/01 - 15 - Confidential



Analog Gain Control


The amplifier gain can be programmed through the two-wire serial interface.

10.4. 10-Bit ADC

The pixel output signal is digitized using the on-chip 10 bits ADC.

10.5. Image Windowing

Users can program the window size through the two-wire serial interface bus. The (17) 141 output data is synchronized with the PCLK output. When HREF is HIGH, individual pixel value is outputted on the 10-bit data bus (D0 ~ D9) at each PCLK period. The pixel clock runs at a frequency rate determined by the sensor's master input clock (MCLK) and internal PLL configuration, where the rising edge of the DCLK signal occurs at one-half of each pixel clock period after the transitions in HREF, VSYNC, and DOW, (see the below: pixel data timing example / row timing and HREF, VSYNC signals)



Pixel Data Timing Example: (HREF default setting: active high)




Fig. 14 **HREF Timing**

2012/08/01 - 16 -Confidential



Row Timing and HREF / VSYNC signals: (VSYNC default setting: active high)




Fig. 15 VSYNC Timing

10.6. Output Format

■ YCbCr

				\sim
Mode	Byte	Byte	Byt€∕	Byle
0x32F0[1] = 0 0x32F0[0] = 0	Cbi	Yi		Y _{i+1}
0x32F0[1] = 1 0x32F0[0] = 0	Cri	N. S.	b _i	Y _{i+1}
0x32F0[1] = 0 0x32F0[0] = 1	Yi		Y _{i+1}	Cri
0x32F0[1] = 1 0x32F0[0] = 1		Cri	Y _{i+1}	Cbi

Fig. 16 Output Format -- YCbCr

■ RGB565

Mode	Byte		D8	D7	D6	D5	D4	D3	D2
0x32F0[1] = 0) 	R7	R6	R5	R4	R3	G7	G6	G5
0x32F0[0] = 0	4 Zug	G4	G3	G2	B7	B6	B5	B4	ВЗ
	// 1								
0x32F0[1] =	st	B7	B6	B5	В4	B3	G7	G6	G5
0x32F0	2 nd	G4	G3	G2	R7	R6	R5	R4	R3
0x32F0[1] > 0	1 st	G4	G3	G2	B7	B6	B5	B4	ВЗ
0x32F0[0] = 1	2 nd	R7	R6	R5	R4	R3	G7	G6	G5
0x32F0[1] = 1	1 st	G4	G3	G2	R7	R6	R5	R4	R3
0x32F0[0] = 1	2 nd	В7	B6	B5	B4	ВЗ	G7	G6	G5

Fig. 17 Output Format -- RGB565

2012/08/01 - 17 - Confidential



■ RGB555

Mode	Byte	D9	D8	D7	D6	D5	D4	D3	D2
0x32F0[1] = 0	1 st	0	R7	R6	R5	R4	R3	G7	G6
0x32F0[0] = 0	2 nd	G5	G4	G3	B7	В6	B5	B4	В3
0x32F0[1] = 1	1 st	0	B7	B6	B5	B4	B3	G7	G6
0x32F0[0] = 0	2 nd	G5	G4	G3	R7	R6	R5	R4	R3

Fig. 18 Output Format -- RGB555

■ RGB444x

								\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
Mode	Byte	D9	D8	D7	D6	D5	B	33	D2
0x32F0[1] = 0	1 st	R7	R6	R5	R4	G7	6 6	G 5	G4
0x32F0[0] = 0	2 nd	В7	B6	B5	B4	0 (B	0	0
	•					$\langle \mathcal{C}_{\lambda} \rangle$	())		
0x32F0[1] = 1	1 st	B7	B6	B5	B4	G7	G6	G5	G4
0x32F0[0] = 0	2 nd	R7	R6	R5	R4	É	0	0	0

Fig. 19 Output Format - RGB444x

■ RGBx444


					>				
Mode	Byte	D9	D8 <	(A)	D6	D5	D4	D3	D2
0x32F0[1] = 0	1 st	0	@90	8	0	R7	R6	R5	R4
0x32F0[0] = 0	2 nd	G7	166	G5	G4	В7	В6	B5	B4
0x32F0[1] = 1	1 st	GR	Ģ6	G5	G4	B7	B6	B 5	B4
0x32F0[0] = 0	2 nd	B	0	0	0	R7	R6	R5	R4

Fig. 20 Output Format -- RGBx444



10.7. MSB/LSB Swap

The MSB and LSB can be swapped by setting the control register. Fig. 21 shows some examples of connections with external devices.





10.8. Special Effects



2012/08/01 - 20 - Confidential



10.9. Gamma Correction




Fig. 23 Camma Correction

10.10. Luminance Acculation Mode

16 zones with selectable weighting are available for luminance accumulation. Each zone can either weighted by 0, 1, 2 or 3, according to different scenes requests.




Fig. 24 Luminance Acculation Mode

2012/08/01 - 21 - Confidential



11. Two-Wire Serial Interface Bus

User can control the register read/write through two-wire serial interface bus. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master device generates a clock MCLK that is an input to the sensor and used to synchronize data transfers. Data is transferred between master and slave on a bi-directional signal SDATA. SDATA must be pull up to VDDIO by a 1.5 k Ω resistor.

Data transfer on the two-wire serial interface bus are performed by a sequence of low love protocol elements:

- a (repeated) start condition
- a slave address / data direction byte
- an (a no) acknowledge bit
- a message byte
- a stop condition

The bus is idle when both SCLK and SDATA are "high". Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.

Start condition

A start condition is defined as a high-to-fow transition on SDATA while SCLK is "high". At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a "repeated start" or "restart" condition.

Stop condition

A stop condition is defined as a low-to-high transition on SDATA while SCLK is high.

Data transfer

Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes. One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is "low" and must be stable while SCLK is "high".

• Data direction byte

Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction.

A "0" in bit [0] indicates a write, and a "1" indicates a read. The slave addresses used by the NT99141

2012/08/01 - 22 - Confidential



are 0x54 (write address) and 0x55 (read address).

Message byte

Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data. The protocol used is outside the scope of the I2C specification and is defined as part of the MIPI and CSI.

Acknowledge bit

Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA "low". As for data transfers, SDATA can change when SCLK is "low" and must be stable while SCLK is "high".

No-acknowledge bit

The no-acknowledge bit is generated when the receive does not drive SDATA "low" during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.

Typical sequence

A typical read or write sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indicates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowledge bit on the bus.

If the request was a wite, the master then transfers the 16-bit register address to which the write should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.

If the equest was a read, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a write request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, eight bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is auto-incremented after every 8 bits are transferred. The data transfer is stopped when the



master sends a no-acknowledge bit.

11.1. Single Read from Random Location

This sequence (Fig. 25) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8 bit READ slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a noacknowledge bit followed by a stop condition. Fig. 25 shows how the internal register address maintained by the NT99141 is loaded and incremented as the sequence proceeds.




Fig. 25 Single read from random location

11.2. Single Read from Current Location

This sequence (see Fig. 26) performs a READ using the current value of the NT99141 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.




Fig. 26 Single read from current location

11.3. Sequential Read, Start from Random Location

This Sequence (Fig. 27) starts in the same way as the single READ from random location (Fig. 25). Instead of

2012/08/01 - 24 - Confidential



generating a no-acknowledge bit after the first byte of data has been transferred, the master generates at acknowledge bit and continues to perform byte READs until "L" bytes have been read. Previous Reg Address, N Reg Address, M M+1 Reg Slave Address 0 Reg Address[7:0] Sr Slave Address Read Data Ā S Address[15:8] M+1 M+2 M+L-2 Read Data Read Data Α Read Data Read Data Ā S

Fig. 27 Sequential read, start from random location

11.4. Sequential Read, Start from Current Location

This sequence (Fig. 28) starts in the same way as the single READ from current location (Fig. 26). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.




Fig 28 Sequential read, start from current location

11.5. Single Wite to Random Location

This sequence (Fig. 29) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.

2012/08/01 - 25 - Confidential






Fig. 29 Single write to random location

11.6. Sequential Write, Start at Random Location

This sequence (Fig. 30) starts in the same way as the single WRITE to random location (Fig. 29). Instead of generating a stop condition after the first byte of data has been transferred, the master continues to perform byte WRITEs until "L" bytes have been written. The WRITE is terminated by the master generating a stop condition.




Fig. 30 Sequential write, start at random location

2012/08/01 - 26 - Confidential



12. JPEG Output Timing

12.1. Valid Mode




Fig. 31 JPG_Output_Mode = 0

12.2. Frame Mode 0




Fig. 32 JPG_Output_Mode = 1

2012/08/01 - 27 - Confidential



12.3. Frame Mode 1





Fig. 33 JPG_Output_Mode = 2





13. CCIR656 Output Timing

Dummy Line




Fig. 34 CCIR656 Output Timing - Dummy Line




Fig. 35 CCIR656 Output Timing – Active Line

2012/08/01 - 29 - Confidential



14. Control Registers

The device slave addresses are 0x54 for write and 0x55 for read. The detail control registers are listed as follow.

14.1. Sensor Control Registers (0x3000)

14.1.	Selisor Collitor K	cyis	1613	ισχοι	
Address	Register Name	Bits	R/W	Reset Value	Descriptions
					Chip_Version [15:0]
0x3000	Chip_Version_H	7:0	R	0x14	bit [15:4] is chip number
0x3001	Chip_Version_L	7:0	R	0x10	bit [3:0] is version
					X_Addr_Start [10:0] †
0x3002	X_Addr_Start_H	2:0	R/W	0x0	The first column of visible pixels to be read out.
0x3003	X_Addr_Start_L	7:0	R/W	0x00	Even only. (minimum setting 0x02)
					Y_Addr_Start [10:0]
0x3004	Y_Addr_Start_H	1:0	R/W	0x00	The first row of visible pixels to be read out.
0x3005	Y_Addr_Start_L	7:0	R/W	0x00	Even only (minimum setting 0x02)
					X_Addr_End [10:0] †
0x3006	X_Addr_End_H	2:0	R/W	0x04	The last column of visible pixels to be read out.
0x3007	X_Addr_End_L	7:0	R/W	0xFF	Odd only. (maximum setting 0x505)
				(Aadr_End [10:0] †
0x3008	Y_Addr_End_H	1:0	R/W	0x02	The last row of visible pixels to be read out.
0x3009	Y_Addr_End_L	7:0	R/W	OXCE	Odd only. (maximum setting 0x2D5)
			<u>~</u> (200	Line_Length_Pck [15:0] †
0x300A	Line_Length_Pck_H	7:0	RAW	80x0	The number of pixel clock periods in one line (row) time. This includes visible pixels and horizontal
0x300B	Line_Length_Pck_L	7:0	RW	0x24	blanking time.
			>		Frame_Length_Line [15:0] †
0x300C	Frame_Length_Line_H 💥	7:0	R/W	0x04	The number of complete lines (rows) in the output frame. This includes visible lines and vertical
0x300D	Frame_Length_Line_L	7:0	R/W	0xC0	blanking lines.
					X_Output_Size [10:0] †
0x300E	X_Output_Size	2:0	R/W	0x05	Set output size of x direction for display image. The
0x300F	X_Output_Size	7:0	R/W	0x00	maximum size is (X_Addr_End - X_Addr_Start + 1). If the Scaling down is disable, this size is final size.
					Y_Output_Size [10:0] †
0x3010	Y_Output_\$ize_H	1:0	R/W	0x02	Set output size of y direction for display image. The
0x3011	Y_Output_Size_L	7:0	R/W	0xD0	maximum size is (Y_Addr_End - Y_Addr_Start + 1) If the Scaling down is disable, this size is final size.
	~ (V)				Integration_Time [15:0] †
0x3012	Integration_Time_H	7:0	R/W	0x00	T (Fundame [45:0] + 4) * Daviden
0x3013	Integration_Time_L	7:0	R/W	0x01	T _{ex} = (Exposure [15:0] + 1) * Row_time
0x3014	DGain_R	1:0	R/W	0x00	Digital gain (bit [1] + 1) * (bit [0] + 1) * Analog gain.
2012/09/0	14			20	(bit [1] + 1) (bit [0] + 1) Analog gain.

2012/08/01 - 30 - Confidential
With respect to the information represented in this document. Novatek makes no warranty, expressed or implied, including the warranties of merchantability





					N I 99141
0x3015	AGain_R	6:0	R/W	0x00	AGain = Gain1 * Gain2 Gain1 = (1 + bit [6]) *(1 + bit [5]) * (1 + bit [4]) Gain2 = (1 + (bit [3:0] + 1) / 16)
0x3016	DGain_Gr	1:0	R/W	0x00	Digital gain (bit [1] + 1) * (bit [0] + 1) * Analog gain.
0x3017	AGain_Gr	6:0	R/W	0x00	AGain = Gain1 * Gain2 Gain1 = (1 + bit [6]) *(1 + bit [5]) * (1 + bit [4]) Gain2 = (1 + (bit [3:0] + 1) / 16)
0x3018	DGain_Gb	1:0	R/W	0x00	Digital gain (bit [1] + 1) * (bit [0] + 1) * Analog gain.
0x3019	AGain_Gb	6:0	R/W	0x00	AGain = Gain1 * Gain2 Gain1 = (1 + bit [6]) *(1 + bit [5]) (1 + bit [4]) Gain2 = (1 + (bit [3:0] + 1) (16)
0x301A	DGain_B	1:0	R/W	0x00	Digital gain (bit [1] + 1) * (bit [0] + 1) Analog gain.
0x301B	AGain_B	6:0	R/W	0x00	AGain = Gain1 * Gain2 Gain1 = (1 + bit [6]) * (1 + bit [5]) * (1 + bit [4]) Gain2 = (1 + (bit [3:0] + 1) / 16)
0x301C	Global_DGain	1:0	R/W	0x00	Digital gain (bit [1] + 1) (bit [0] + 1) * Analog gain.
0x301D	Global_AGain	6:0	R/W	0x00	Writing a gain to this register is equivalent to writing code to each gain.
0x301E	-	-	-	-	Reserved
0x301F	_	-	-	-	Reserved
0x3020	_	-	-	- (Reserved
0x3021	Reset_Register	7:0	R/W	0x60	
	Output_Bit_Swap	7	RW	20	Output bit swap, swap MSB and LSB. 0: Disable 1: Enable.
	Clock_Output_TriState	6		>	Clock output Tri-state 0: Output clock pin will keep the last status before
	9	, O	ŘŴ ,	1	sensor standby mode. 1: Output clock pin will be tri-stated during standby mode.
	Data_Output_TriState	5	R/W	1	1: Output clock pin will be tri-stated during standby
	Data_Output_TriState	5	R/W		Output clock pin will be tri-stated during standby mode. Data output Tri-state Output data pins (VSYNC, HREF) will keep last status before sensor standby mode. Output data pins will be tri-stated during standby
	Data_Output_TriState - Output_Mode_Sel		R/W - R/W		1: Output clock pin will be tri-stated during standby mode. Data output Tri-state 0: Output data pins (VSYNC, HREF) will keep last status before sensor standby mode. 1: Output data pins will be tri-stated during standby mode. Reserved Output mode select (Start) 1: Streaming. 0: Standby
		4:2	-	1 -	1: Output clock pin will be tri-stated during standby mode. Data output Tri-state 0: Output data pins (VSYNC, HREF) will keep last status before sensor standby mode. 1: Output data pins will be tri-stated during standby mode. Reserved Output mode select (Start) 1: Streaming.
0x3022	Output Mode Sel	4:2	- R/W	1 - 0	1: Output clock pin will be tri-stated during standby mode. Data output Tri-state 0: Output data pins (VSYNC, HREF) will keep last status before sensor standby mode. 1: Output data pins will be tri-stated during standby mode. Reserved Output mode select (Start) 1: Streaming. 0: Standby Reset Hardware clear. Setting this bit to initiates a reset
0x3022	Output Mode Sel	4:2 1 0	- R/W	1 - 0	1: Output clock pin will be tri-stated during standby mode. Data output Tri-state 0: Output data pins (VSYNC, HREF) will keep last status before sensor standby mode. 1: Output data pins will be tri-stated during standby mode. Reserved Output mode select (Start) 1: Streaming. 0: Standby Reset Hardware clear. Setting this bit to initiates a reset

2012/08/01 - 31 - Confidential





	I VAIEK				NT99141
	X_Even_Inc	4:2	R/W	1	Increment applied to even addresses in X (column) direction † 1: Normal readout
	Mirror_Horizontal	1	R/W	0	Horizontal mirror 0: Normal readout 1: Mirror readout
	Flip_Vertical	0	R/W	0	Vertical flip 0: Normal readout 1: Flip readout
0x3023	Read_Mode_1	7:0	R/W	0x24	~ O
	Y_Odd_Inc	7:5	R/W	1	Increment applied to odd addresses in Y (row) direction † 1: Normal readout 3: 1/2x 5: 1/3x 7: 1/4x
	X_Odd_Inc	4:2	R/W	1	Increment applied to odd addresses in X (column) direction † 1: Normal reactout 3: 1/2x 5: 1/3x 7: 1 4x
	-	1	-	-	Reserved
	X_Bin_En	0	R/W	00	Enable analog binning in X directions. When set, X_Odd_Inc must be set to 3. X_Even_Inc = Y_Even_Inc = Y_Odd_Inc = 1.
0x3024	Read_Mode_2	7:0	R/W	6×00	
	Show_Vert_Dark_Pix	6	HOW.) 0	Show vertical dark pixel 0: Don't show dark pixel. 1: Show dark pixel. The VREF is asserted early.
	-	5.4	→ R	0	Reserved
	Pclk_Edge_Sel	3	R/W	0	PCLK edge selection 0: Data valid on PCLK rising edge 1: Data valid on PCLK falling edge.
	Pclk_Output_Sel	2	R/W	0	PCLK output selection 0: PCLK always output 1: PCLK output qualified by HREF.
	VSync_Inverse	1	R/W	0	VSYNC inverse 0: Active high 1: Active low
	HREF_naverse	0	R/W	0	HREF inverse 0: Active high 1: Active low
0x3025	Patren_Mode	7:0	R/W	0x10	
(C		7:4	-	-	Reserve
	Pattern_Mode_Sel	3:0	R/W	0	Pattern select 0: Normal operation: no test pattern 1: Reserve
10-21					

2012/08/01 - 32 - Confidential





					11100141
					2: 100% Color bars
					3: PN10 4: Reserve
					Pattern size depend on X_Output_\$ize and
					Y_Output_Size.
0x3026	PN10_Value	7:0	R/W	0x10	PN10_Value [9:0]
	-	7:4	-	-	Reserved
	PN10_Value_H	1:0	R/W	0x00	
0x3027	PN10_Value_L	7:0	R/W	0x00	When PN10 is enabled, this byte is andom value.
0x3028	PLL_CTRL1	5:0	R/W	0x0f	~ O``
	PLL_M	5:0	R/W	0x0f	PLL_M
0x3029	PLL_CTRL2	5:0	R/W -	0x10	
	PLL_N	5:4	R/W	1	PLL_N
	-	3	R	0	Reserved
	PLL_P	2:0	R/W	0	PLL_P
0x302A	PLL_CTRL3	6:0	R/W	0x20	
	PLL_Rst	6	R/W	0	0: Normal
			1000		1: Reset RLL When seting Output_Mode_Sel = 1 (stream out),
	PLL_Pwdn	_	DAV	4	then PLL_Pwdn = 0
	FLL_FWUII	5	R/W	1	Ø Disable
					Fnable Normal (Internal clock using PLL_PCLK)
	PLL_Bypass	4	R/W	TO STATE OF THE PARTY OF THE PA	1: Bypass (External clock using Ext_PCLK)
					0: PCLK = (PLL_CKOUT)
	PLL_PCLK	3:2	R/W	\bigcirc 0	1: PCLK = (PLL_CKOUT) / 2 2: PCLK = (PLL_CKOUT) / 4
				>	3: PCLK = (PLL_CKOUT) / 8
					External clock setting
	Ext_PCLK	. 100	R/W	0	0: PCLK = (CLK_SRC) 1: PCLK = (CLK_SRC) / 2
	EXI_I OLIV		K/VV	U	2: PCLK = (CLK_SRC) / 4
					3: PCLK = (CLK_SRC) / 8
0x302B	-	<u>> - </u>	-	-	Reserved
0x302C	-	-	-	-	Reserved
0x302D	<u>- </u>	-	-	-	Reserved
0x302E	-	-	-	-	Reserved
0x302F	- 600	-	-	-	Reserved
0x3030	- 0	-	-	-	Reserved
0x3031	- 1	-	-	-	Reserved
0x3032	×20°	-	-	-	Reserved
0x3033(-	-	-	Reserved
0x3034	<u></u>	-	-	-	Reserved
0x3035	<u></u>	-		-	Reserved

2012/08/01 - 33 - Confidential



NT99141

					N199141
0x3036	-	-	-	-	Reserved
0x3037	-	-	-	-	Reserved
0x3038	-	-	-	-	Reserved
0x3039	-	-	-	-	Reserved
0x303A	-	-	-	-	Reserved
0x303B	-	-	-	-	Reserved
0x303C	-	-	-	-	Reserved
0x303D	-	-	-	-	Reserved
0x303E	-	-	-	-	Reserved
0x303F	-	-	-	-	Reserved
0x3040	Calibration_Control_0	2:0	R/W	0x02	
	LSC_Clamp_En	2	R/W	0	0: Disable 1: Enable
	Clamp_En	1	R/W	1	0: Disable 1: Enable
	-	0	R	-	Reserve
0x3041	Calibration_Control_1	4:0	R/W	0x00	
	-	4	R	-	Reserved
	BLC_Sampled_Pixel	3:2	R/W	0	The number of pixel to be sampled for ABLC and DBLS.
	DBLC_En	1	R/W		Digital black level calibration enable Disable 1: Enable
	ABLC_Manual_En	0	R/W		Manual calibration enable 0: Auto calibration 1: Manual calibration
0x3042	ABLC_Thr_Top	7:0	RW	0x50	Top threshold for black level
0x3043	ABLC_Thr_Bottom	7:0	R/W	0x14	Bottom threshold for black level
	9	2 C			ABLC_Ofs_R [9:0]
0x3044	ABLC_Ofs_R_H	1:0	R/W	0x02	DAC offset cancellation: x [9:0]
0x3045	ABLC_Ofs_R_L	7:0	R/W	0x00	
					ABLC_Ofs_Gr [9:0]
0x3046	ABLC_Ofs_Gr_H	1:0	R/W	0x02	DAC offset cancellation: x [9:0]
0x3047	ABLC_Ofs_Gr_L	7:0	R/W	0x00	
	XV				ABLC_Ofs_Gb [9:0]
0x3048	ABLC_Ofs_Gb_H	1:0	R/W	0x02	DAC offset cancellation: x [9:0]
	•				

2012/08/01 - 34 - Confidential





0x3049	ABLC_Ofs_Gb_L	7:0	R/W	0x00	
					ABLC_Ofs_B [9:0]
0x304A	ABLC_Ofs_B_H	1:0	R/W	0x02	DAC offset cancellation: x [9:0]
0x304B	ABLC_Ofs_B_L	7:0	R/W	0x00	
0x304C	ABLC_Avg_R	7:0	R	-	Black level average of R pixels
0x304D	ABLC_Avg_Gr	7:0	R	-	Black level average of Gr pixes
0x304E	ABLC_Avg_Gb	7:0	R	-	Black level average of Gbeixels
0x304F	ABLC_Avg_B	7:0	R	-	Black level average of Boixe's
0x3050	OB_Top_Thr	7:0	R/W	0xFF	Optical Black Threshold If (pixel value < OB Thr), take this pixel into account.
0x3051	_	-	-	-	Reserved
0x3052	Optical_Black_Weight_0	7:0	R/W	0xF0	
	ABLC_GainW	7:4	R/W	0xF	Avg = Avg (ABLC_GainW + 1) / 16
	-	3:0	R-	0	Reserved
0x3053	Optical_Black_Weight_1	7:0	R/W	0x10	
	<u>-</u>	7:6	R	0	Reserved
	-	5	R	- (Reserved
	OB_MUL	4:0	R/W	0x10	The multiplier of optical black
0x3054	OB_OFS	7:0	R/W	£00)	OB Offset
0x3055	-	-	<u></u> <u>&</u> (), _	Reserved
0x3056	-	-		> -	Reserved
0x3057	_	4		-	Reserved
0x3058	-		<u>> - </u>	-	Reserved
0x3059	-		-	-	Reserved
0x305A	-) <u>></u>	-	-	Reserved
0x305B	OB_AVG_R	7:0	R	-	Optical Black Average of R
0x305C	OB_AVG_GR	7:0	R	-	Optical Black Average of Gr
0x305D	OB_AVG_GB	7:0	R	-	Optical Black Average of Gb
0x305E	OB_AVG_B	7:0	R	-	Optical Black Average of B
0x305F	- ()	-	-	-	Reserved
0x3060	Reg_Activate_Ctrl	1:0	R/W	0x00	Activate setting for specified registers. Auto Clear
0x3061	-	-	-	-	Reserved
0x3062	- 10	-	-	-	Reserved
0x3063		-	-	-	Reserved
0x3064	> -	-	-	-	Reserved
0x3065	-	-	-	-	Reserved
2012/08/0)1	-		- 35	- Confidential

2012/08/01 - 35 -Confidential

With respect to the information represented in this document, Novatek makes no warranty, expressed or implied, including the warranties of merchantability, fitness for a particular purpose, non-infringement, or assumes any legal liability or responsibility for the accuracy, completeness, or usefulness of any such information.



NT99141

0x3066	_	-	-	-	Reserved
0x3067	-	-	-	-	Reserved
0x3068	Pad_Config_Serial_IO	7:0	R/W	0x00	
	-	7:2	R	0	Reserved
	Sio_Odrv	1:0	R/W	0	Output driving 0: 2 mA 1: 4 mA 2: 6 mA 3: 8 mA
0x3069	Pad_Config_Pix_Out	7:0	R/W	0x0	D0~D9, VSYNC, HREF
	-	7:2	R	0	Reserved
	PixOut_Odrv	1:0	R/W	0	Output driving 0: 2 mA 1: 4 mA 2: 6 mA 3: 8 mA
0x306A	Pad_Config_PCLKt	7:0	R/W	0x0	PCLK
	-	7:2	R	0	Reserved
	Pclk_Odrv	1:0	R/W	0	Output driving 0: 2 ma 1: 4 ma 2: 6 ma 3: 8 mA

† New register values are accepted by enabling LOAD bit in register 0x3060.

2012/08/01 - 36 - Confidential



14.2. SOC Control Registers (0x3200)

14.2.	SOC Control R	egiste	ars (u	JX3ZU	(U)
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x3200	Mode_Control_0	5:0	R/W	0x10	
	LSC_En	5	R/W	0	Lens shading correction enable 0: Disable 1: Enable
	Gamma_En	4	R/W	1	Gamma correction enable 0: Disable 1: Enable
	Color_Gain_En	3	R/W	0	Color gain enable 0: Disable 1: Enable
	Color_Accmu_En	2	R/W	0	Color accumulation enable 0: Disable 1: Enable
	Lum_Accmu_En	1	R/W	0	Luminance accumulation enable 0: Disable 1: Enable
0x3201	Mode_Control_1	6:0	R/W	0x0F	& O
	Scaling_Down_En	6	R/W	0	Scaling down enable 0: Disable 1: Enable
	AE_En	5	R/W	0 (Auto exposure enable 0: Disable 1: Enable
	AWB_En	4	R/W		Auto-white balance enable 0: Disable 1: Enable
	Noise_Reduction_En	3	RAW) > 1	Noise reduction enable 0: Disable 1: Enable
	Edge_Enhance_En		R/W	1	Edge enhancement enable 0: Disable 1: Enable
	Color_Correct_En		R/W	1	Color correction and transform enable 0: Disable 1: Enable
	Special_Effect_En	0	R/W	1	Special effects enable 0: Disable 1: Enable

2012/08/01 - 37 - Confidential





14.3.	SOC Lens Shadii	ng C	orrec	tion	Registers (0x3210)
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x3210	LSC_R_Gain0	6:0	R/W	0x00	Gain0 of R
0x3211	LSC_R_Gain1	6:0	R/W	0x00	Gain1 of R
0x3212	LSC_R_Gain2	6:0	R/W	0x00	Gain2 of R
0x3213	LSC_R_Gain3	6:0	R/W	0x00	Gain3 of R
0x3214	LSC_Gr_Gain0	6:0	R/W	0x00	Gain0 of Gr
0x3215	LSC_Gr_Gain1	6:0	R/W	0x00	Gain1 of Gr
0x3216	LSC_Gr_Gain2	6:0	R/W	0x00	Gain2 of Gr
0x3217	LSC_Gr_Gain3	6:0	R/W	0x00	Gain3 of Gr
0x3218	LSC_Gb_Gain0	6:0	R/W	0x00	Gain0 of Gb
0x3219	LSC_Gb_Gain1	6:0	R/W	0x00	Gain1 of Gb
0x321A	LSC_Gb_Gain2	6:0	R/W	0x00	Gain2 of Gb
0x321B	LSC_Gb_Gain3	6:0	R/W	0x00	Gain3 of Gb
0x321C	LSC_B_Gain0	6:0	R/W	0x00	Gain0 of B
0x321D	LSC_B_Gain1	6:0	R/W	0x00	Gain1 of B
0x321E	LSC_B_Gain2	6:0	R/W	0x00	Gair(2 of B
0x321F	LSC_B_Gain3	6:0	R/W	0x00	Sain3 of B
				(CenterX_R[9:0]
0x3220	LSC_CenterX_R_H	1:0	R/W	0001	The X-dimension of the brightest point of R
0x3221	LSC_CenterX_R_L	7:0	R/W	0x40	
			(K)	$\underline{\underline{\mathscr{Y}}_{\underline{\underline{}}}}$	LSC_CenterX_Gr[9:0]
0x3222	LSC_CenterX_Gr_H	1:0 <	R(W)	0x01	The X-dimension of the brightest point of Gr
0x3223	LSC_CenterX_Gr_L	7.0	RW	0x40	
		00	>		LSC_CenterX_Gb[9:0]
0x3224	LSC_CenterX_Gb_H	1:0	R/W	0x01	The X-dimension of the brightest point of Gb
0x3225	LSC_CenterX_Gb_L	7:0	R/W	0x40	<u> </u>
					LSC_CenterX_B[9:0]
0x3226	LSC_CenterX	1:0	R/W	0x01	The X-dimension of the brightest point of B
0x3227	LSC_CenterX_B_L	7:0	R/W	0x40	
					LSC_CenterY_R[8:0]
0x3228	LSC_CenterY_R_H	0	R/W	0x00	The Y-dimension of the brightest point of R
0x3229	LSC CenterY_R_L	7:0	R/W	0XB4	- '
	NO N				LSC_CenterY_Gr[8:0]
0x322A	LSC_CenterY_Gr_H	0	R/W	0x00	The Y-dimension of the brightest point of Gr
0x3228	SC_CenterY_Gr_L	7:0	R/W	0xB4	<u> </u>
	y				LSC_CenterY_Gb[8:0]

2012/08/01 - 38 - Confidential



NT99141

DX322C LSC_CenterY_Gb_L 7:0 R/W 0x08 The Y-dimension of the brightest point of Gb 1x322E LSC_CenterY_B_H 0x322F LSC_CenterY_B_L 7:0 R/W 0x08 DX3231 LSC_EV_Bot 7:0 R/W 0x08 DX3232 LSC_Shf_Ctrl 7:0 R/W 0x03 LSC_Shf_Slope 7:6 R/W 3 Slope shift bit LSC_Shf_Gain 2:0 R/W 3 Gain Shift bit DX3236 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3237 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3238 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3239 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3239 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3230 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3231 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3231 LSC_Shf_Ctrl 7:0 R/W 0x08 DX3232 LSC_Shf_Ctrl 7:0 R/W 3 Slope shift bit DX3238 LSC_Shf_Ctrl 7:0 R/W 3 Slope shift bit DX3239 LSC_Shf_Ctrl 7:0 R/W 3 Slo	0x322C 0x322D	LSC CenterY Gb H				
Discrete Confidential Confiden	0x322D	200_00mon_00_m	U	R/W	0x00	The V dimension of the brightest point of Ch
DX322E LSC_CenterY_B_H 7:0 R/W 0x00 The Y-dimension of the brightest point of the brightest		LSC_CenterY_Gb_L	7:0	R/W	0xB4	The 1-dimension of the brightest point of Gb
						LSC_CenterY_B[8:0]
N3227)x322E	LSC_CenterY_B_H	0	R/W	0x00	The V dimension of the brightest point of B
Description Confidential Confi)x322F	LSC_CenterY_B_L	7:0	R/W	0xB4	The Y-dimension of the brightest point of the
LSC_Shf_Ctrl)x3230					Reserved
LSC_Shf_Slope 7:6 R/W 3 Slope shift bit LSC_Shf_Gain 2:0 R/W 3 Gain Shift bit LSC_Shf_Gain 2:0 R/W 3 Gain Shift bit LSC_Shf_Gain 2:0 R/W 3 Can Shift bit LSC_Shf_Gain 3:0 R/W 3 Can Shift bit LSC_Sh)x3231	LSC_EV_Bot	7:0	R/W	0xC0	LSC bottom EV boundary
LSC_Shf_Gain 2:0 R/W 3 Gain Shift bit)x3232	LSC_Shf_Ctrl	7:0	R/W	0xC3	
12/08/01 - 39 - Confidentia		LSC_Shf_Slope	7:6	R/W	3	Slope shift bit
2/08/01 - 39 - Confidentia		LSC_Shf_Gain	2:0	R/W	3	Gain Shift bit
ar respect to the amountain represented in this accument revision mande he wallants, explosine or infinite. Indicated the wallantes of mentionalities						



14.4. SOC Statistic Registers (0x3250)

		<u> </u>			
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x3250	Color_Acc_Ctrl	7:0	R/W	0x80	
	CA_Zone_En	7	R/W	1	Enable color acc zone mode
	CA_Zone_Mode	6	R/W	0	Zone mode 0: when CA_Zone_Cnt = 0, keep current etting 1: when CA_Zone_Cnt = 0, statistic the whole image
	-	5:0	R	-	Reserved
0x3251	-	-	-	-	Reserved
0x3252	-	-	-	-	Reserved
0x3253	-	-	-	-	Reserved
0x3254	-	-	-	-	Reserved
0x3255	-	-	-	-	Reserved
0x3256	-		-	-	Reserved
0x3257	CA_Y_Top_Thr	7:0	R/W	0xD0	Top boundary of luminance
0x3258	CA_Cnt_Ctrl_1	7:0	R/W	0x05	
	-	7:5	R	-	Reserved
	CA_Y_Bot_Thr	4:0	R/W	0x05	Bottom boundary of luminance



14.5. SOC Gamma Registers (0x3270)

Address	Register Name	Bits	R/W	Reset Value	Descriptions †
0x3270	Gamma_Tab_0	7:0	R/W	0x00	Gamma correction table register 0
0x3271	Gamma_Tab_1	7:0	R/W	0x1F	Gamma correction table register 1
0x3272	Gamma_Tab_2	7:0	R/W	0x2D	Gamma correction table register 2
0x3273	Gamma_Tab_3	7:0	R/W	0x3F	Gamma correction table register
0x3274	Gamma_Tab_4	7:0	R/W	0x4E	Gamma correction table register
0x3275	Gamma_Tab_5	7:0	R/W	0x5A	Gamma correction table register 5
0x3276	Gamma_Tab_6	7:0	R/W	0x6E	Gamma correction table register 6
0x3277	Gamma_Tab_7	7:0	R/W	0x7E	Gamma correction table register 7
0x3278	Gamma_Tab_8	7:0	R/W	0x8E	Gamma correction table register 8
0x3279	Gamma_Tab_9	7:0	R/W	0x9C	Gamma correction table register 9
0x327A	Gamma_Tab_10	7:0	R/W	0xB4	Gamma correction table register 10
0x327B	Gamma_Tab_11	7:0	R/W	0xC9	Gamma correction table register 11
0x327C	Gamma_Tab_12	7:0	R/W	0xDD	Gamma correction table register 12
0x327D	Gamma_Tab_13	7:0	R/W	0xEE	Garma correction table register 13
0x327E	Gamma_Tab_14	7:0	R/W	0xFF	Camma correction table register 14





14.6.	SOC Auto-White Balance Registers	(0x3290))
-------	----------------------------------	----------	---

17.0.	JOO Auto Willic	Duiu	1100 1	vea.s	(UXUZUU)
Address	Register Name	Bits	R/W	Reset Value	Descriptions
					WB_Gain_R [9:0] †
0x3290	WB_Gain_R_H	1:0	R/W	0x01	AWB Gain R
0x3291	WB_Gain_R_L	7:0	R/W	0x00	AVD GUITT
					WB_Gain_B [9:0] †
0x3296	WB_Gain_B_H	1:0	R/W	0x01	WB Gain B
0x3297	WB_Gain_B_L	7:0	R/W	0x00	W2_545
0x3298	CA_Result_R	7:0	R	-	Color accumulation result R
0x3299	CA_Result_G	7:0	R	-	Color accumulation result G
0x329A	CA_Result_B	7:0	R	-	Color accumulation result B
0x329B	AWB_Control_0	7:0	R/W	0x00	
	AWB_Conve_Range	7:4	R/W	0	AWB convergence range R - G < range and B - G < range.
	-	3:0	R	0	Reserved
0x329C	AWB_Control_1	7:0	R/W	0x4A	
	AWB_Fine_Tune_Thr	7:3	R/W	9	If difference less than this register, into fine tune mode.
	AWB_Fine_Tune_Step	2:0	R/W	2	With time tune adjustment step, value from 0 to 7 Slowly. Quickly.
0x329D	AWB_Fast_Tune_thr1	6:0	R/W	0x23	Fast speed
0x329E	AWB_Fast_Tune_thr2	6:0	R/W	0x19	Middle speed
0x329F	AWB_Fast_Tune_thr3	6:0	BAW	0x0F	Slow speed
0x32A0	AWB_Fast_Tune_Step	7:0	RW	0x78	AWB fast tune adjustment step

2012/08/01 - 42 - Confidential





	I@VATEK				NT99141
14.7.	SOC Auto-Exposi	ure F	Regis	ters	(0x32B0)
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x32B0	LA_Wgt_Ctrl0	7:0	R/W	0x55	
	LA_Wgt_0	7:6	R/W	1	Weighting of Zone 0.
	LA_Wgt_1	5:4	R/W	1	Weighting of Zone 1.
	LA_Wgt_2	3:2	R/W	1	Weighting of Zone 2.
	LA_Wgt_3	1:0	R/W	1	Weighting of Zone 3.
0x32B1	LA_Wgt_Ctrl1	7:0	R/W	0x55	~ O*
	LA_Wgt_4	7:6	R/W	1	Weighting of Zone 4.
	LA_Wgt_5	5:4	R/W	1	Weighting of Zone 5.
	LA_Wgt_6	3:2	R/W	1	Weighting of Zone 6
	LA_Wgt_7	1:0	R/W	1	Weighting of Zone 7.
0x32B2	LA_Wgt_Ctrl2	7:0	R/W	0x55	
	LA_Wgt_8	7:6	R/W	1	Weighting of Zone 8.
	LA_Wgt_9	5:4	R/W	1	Weighting of Zone 9.
	LA_Wgt_10	3:2	R/W	1	Weighing of Zone 10.
	LA_Wgt_11	1:0	R/W	1	Weighting of Zone 11.
0x32B3	LA_Wgt_Ctrl3	7:0	R/W	0x55	
	LA_Wgt_12	7:6	R/W	10	Weighting of Zone 12.
	LA_Wgt_13	5:4	R/W	all I	Weighting of Zone 13.
	LA_Wgt_14	3:2	R/W(Weighting of Zone 14.
	LA_Wgt_15	1:0	RAW	<u>1</u>	Weighting of Zone 15.
0x32B4	-		1111	-	Reserved
0x32B5	-		> <u>-</u>	-	Reserved
0x32B6	- %		-	-	Reserved
0x32B7	-		-	-	Reserved
0x32B8	AE_DetcRange_Upper	7:0	R/W	0x48	AE detect range upper
0x32B9	AE_DetcRange_Lower	6:0	R/W	0x38	AE detect range lower
0x32BA	LA_Result	7:0	R	-	Luminance accumulation result [7:0]
0x32BB	AE_Control_0	7:0	R/W	0x87	
	AE_Speed	7:4	R/W	0x08	0xF is fast, 0x0 is slow
(i	AF Anti_Flicker_All_En	3	R/W	0	If enable. Minimum exposure line = AEC_Flicker_Base 0: Disable 1: Enable
10					Anti-Flicker enable

2012/08/01 - 43 - Confidential

2

R/W

0: Disable

1: Enable

AE_Anti_Flicker_En





	VAIER				NT99141
	AE_AGC_En	1	R/W	1	AGC enable 0: Disable 1: Enable
	AE_AEC_En	0	R/W	1	AEC enable 0: Disable 1: Enable
0x32BC	AE_Target_Lum	7:0	R/W	0x40	AE target luminance
0x32BD	AE_ConvRange_Upper	7:0	R/W	0x44	AE convergence range upper
0x32BE	AE_ConvRange_Lower	7:0	R/W	0x3C	AE convergence range lower
0x32BF	AEC_Min_ExpLine	7:0	R/W	0x40	Minimum exposure line limit for AEC Must less than AES_Exp_Offset
0x32C0	AEC_Max_ExpLine	7:0	R/W	0x80	AE_Max_ExpLine for AE
0x32C1	-	-	-	-	Reserved
0x32C2	-	-	-	-	Reserved
0x32C3	AGC_Min_Limit	6:0	R/W	0x00	AE_AGC_Min_Limit
0x32C4	AGC_Max_Limit	6:0	R/W	0x20	AE_AGC_Max_bimit
0x32C5	-	-	-	-	Reserved
0x32C6	-	-	-	-	Reserved
0x32C7	AE_Control_1	7:0	R/W	0x00	
	AEC_Flicker_Base_H	7:6	R/W	0 (AE flicker exposure line[9:8] Set 1/100 Sec or 1/120 into this register.
	AE_EV_A_H	5	R/W	P	AE_EV_A[8]
	AE_EV_B_H	4	R/W	10	AE_EV_B[8]
	AE_EV_C_H	3	RW	<u>)</u> 0	AE_EV_C[8]
	AE_EV_D_H	2	P(VV)	0	AE_EV_D[8]
	AE_EV_E_H	1	R/W	0	AE_EV_E[8]
	AE_EV_H		R	-	AE_EV[8]
0x32C8	AEC_Flicker_Base_L	72:0	R/W	0x3C	AE flicker exposure line[7:0] Set 1/100 Sec or 1/120 into this register.
0x32C9	AE_EV_A_L	7:0	R/W	0x58	AE_EV_A[7:0]
0x32CA	AE_EV_B_L	7:0	R/W	0x68	AE_EV_B[7:0]
0x32CB	AE_EV_C_L	7:0	R/W	0x7C	AE_EV_C[7:0]
0x32CC	AE_EV_D	7:0	R/W	0x84	AE_EV_D[7:0]
0x32CD	AE_EVE_	7:0	R/W	0x98	AE_EV_E[7:0]
0x32CE	- 4	-	-	-	Reserved
0x32CF	- 0 5	-	-	-	Reserved
0x32D0	AE_ReActive_Flag	0	R/W	0x01	Set register as 1, AE will re-Active.
10					

2012/08/01 - 44 - Confidential



14.8. SOC Scaler Registers (0x32E0)

	•		•	,	
Address	Register Name	Bits	R/W	Reset Value	Descriptions
					Scaler_Out_Size_X [10:0] †
0x32E0	Scaler_Out_Size_X_H	2:0	R/W	0x05	Output horizontal size (Even size only)
0x32E1	Scaler_Out_Size_X_L	7:0	R/W	0x00	Minimun width is 56.
					Scaler_Out_Size_Y [10:0] †
0x32E2	Scaler_Out_Size_Y_H	1:0	R/W	0x02	Output vertical size (Even size grive)
0x32E3	Scaler_Out_Size_Y_L	7:0	R/W	0xD0	Minimun height is 42.
0x32E4	HSC_SCF_I	4:0	R/W	0x00	Integer part of horizontal scaling factor †
0x32E5	HSC_SCF	7:0	R/W	0x00	Fraction part of horizontal scaling factor †
0x32E6	VSC_SCF_I	4:0	R/W	0x00	Integer part of vertical scaling factor †
0x32E7	VSC_SCF	7:0	R/W	0x00	Fraction part of vertical scaling factor †

† New register values are accepted by enabling LOAD bit in register 0x3060

2012/08/01 - 45 - Confidential





14.9. SOC Output Format and Specical Effects Registers (0x32F0)

14.9.	<u> </u>	-		Reset	cal Effects Registers (0x32F0)
Address	Register Name	Bits	R/W	Value	Descriptions
0x32F0	Output_Format	7:0	R/W	0x00	
	Output_Format_Sel	7:4	R/W	0	Output format 0: YCbCr 1: RGB565 2: RGB555 3: RGB444x 4: RGBx444 5: Raw-10 bits 6: CCIR656 7: JPEG
	Raw_Output_Ch_Sel	3:2	R/W	0	Raw-10 bits mode only 0: R start 1: Gr start 2: Gb start 3: B start
	RB_Swap	1	R/W	0	R and B swap 0: Disable 1: In YCbCr mode, swap Cb and Cr. In RGB mode, swap Red and Blue.
	Output_Byte_Swap	0	R/W	0	Output byte swap O Disable Y CbCr mode, swap chroma and luminance byte? In RGB mode, swap odd and even byte.
0x32F1	Special_Effect_0	4:0	R/W	0x00	
	Output_Limit	4:3	R/W		 00: Data value from 0 to 255. 01: Data value from 1 to 254. 10: Y data from 16 to 235; C value form 16 to 240. 11: Reserved.
	Effect_Option		R/W	0	000: Normal 001: Black and White 010: Sepia 011: Negative 100: Solarization 101: User define and Hue adjust enable 110: Reserved 111: Reserved
0x32F2	Y_Component	7:0	R/W	0x80	Y component.
0x32F3	Chroma_Component	7:0	R/W	0x80	Cb/Cr components. For special effect.
0x32F4	Cb_Ofs	7:0	R/W	0x80	Cb offset. For special effect.
0x32F5	Cr_Of	7:0	R/W	0x80	Cr offset. For special effect.
0x32F6	Special_Effect_1	7:0	R/W	0x00	
	- 0	7:6	-	-	Reserved
	Half_Invert	5	R/W	0	Special effect: Solarization.
10	Divert	4	R/W	0	Special effect. Negative.
	Se_C_Component_En	3	R/W	0	Cb/Cr component enable in color component adjustment

2012/08/01 - 46 - Confidential



					0: Disable 1: Enable
					Y component enable in color component adjustmen
	Se_Y_Component_En	2	R/W	0	0: Disable 1: Enable
	-	1:0	-	-	Reserved
0x32F7	-	-	-	-	Reserved
0x32F8	_	-	-	-	Reserved
0x32F9	-	-	-	-	Reserved
0x32FA	-	-	-	-	Reserved
0x32FB	Hue_Angle_Shift	7:0	R/W	0x5A	If Effect_Option is 110, set the Angle_Shift for his shift effect(-90° ~ 90°).
0x32FC	Brt_Ofs	7:0	R/W	0	Brightness offset (-128 27)



14.10.	Image Quality Co	ntro	l Reg	gister	s (0x3300)
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x3300	Noise_Enh_Param	7:0	R/W	0x12	
	Edge_Enhancement_H	7:6	R/W	0	Edge_Enhancement [9:8]
	Noise_Reduction_Val	5:0	R/W	0x12	Noise reduction Set rbw and gw in the same time
0x3301	Edge_Enhancement_L	7:0	R/W	0x80	Edge_Enhancement [7:0]
					Matrix_RR [10:0]
0x3302	Matrix_RR_H	2:0	R/W	0x00	Color correction and transform matrix
0x3303	Matrix_RR_L	7:0	R/W	0x4D	Color correction and transfer matrix
					Matrix_RG [10:0]
0x3304	Matrix_RG_H	2:0	R/W	0x00	Color correction and transform matrix
0x3305	Matrix_RG_L	7:0	R/W	0x96	Color correction and raision matrix
					Matrix_RB [100]
0x3306	Matrix_RB_H	2:0	R/W	0x00	Color correction and transform matrix
0x3307	Matrix_RB_L	7:0	R/W	0x1D	Color correction and transform matrix
					Matrix GR [10:0]
0x3308	Matrix_GR_H	2:0	R/W	0x07	color correction and transform matrix
0x3309	Matrix_GR_L	7:0	R/W	0xD5	A CONCONECTION AND TRAINSTONN MALIX
					Matrix_GG [10:0]
0x330A	Matrix_GG_H	2:0	R/W	© x0 <i>\$</i>	Color correction anmd transform matrix
0x330B	Matrix_GG_L	7:0	R/W	0xAB	
				<u> </u>	Matrix_GB [10:0]
0x330C	Matrix_GB_H	2:0	RW	0x00	Color correction and transform matrix
0x330D	Matrix_GB_L	7:0	R/W	0x80	Color correction and transform matrix
	<u> </u>		יק יו		Matrix_BR [10:0]
0x330E	Matrix_BR_H	2.0	R/W	0x00	Color correction and transform matrix
0x330F	Matrix_BR_L	7:0	R/W	0x80	Color correction and transform matrix
					Matrix_BG [10:0]
0x3310	Matrix_BG_H	2:0	R/W	0x07	Color correction and transform matrix
0x3311	Matrix_BG_E	7:0	R/W	0x95	Color correction and transform matrix
					Matrix_BB [10:0]
0x3312	Matrix_BB_H	2:0	R/W	0x07	Color correction and transform matrix
0x3313	Matrix_BB_L	7:0	R/W	0xEB	

2012/08/01 - 48 -Confidential




14.11. JPEG Encoder Registers (0x3400)

	or Lo Lilcodel ite	<u> </u>	,	•	
Address	Register Name	Bits	R/W	Reset Value	Descriptions
0x3400	JPEG_Ctrl	3:0	R/W	0x00	
	Jpg_Reset	3	R/W	0	Reset JPEG core 0: Normal. 1: Reset.
	-	2:1	R	0	Reserved
	Jpg_Active	0	R/W	0	JPEG core active 0: Disable. 1: Enable.
0x3401	Quant_Factor	7:0	R/W	0x4E	JPEG Quantization Quality scaling Factor (1) 0 ~ 127: Linear quality scaling factor for JPEG quantization. Value 0 indicates the best image quality (the worst compressed image size), while value 127 means the best compressed image size (the worst image quality). (2) 128 ~ 255. Use default quantization table.
0x3402	Num_MCU_H	4:0	R	0x00	Total MCU Count High byte
0x3403	Num_MCU_L	7:0	R	0x00	Joia MCU Count Low byte
0x3404	Num_RSTR_H	4:0	R/W	0x00	Restart Interval High byte The number of MCU between two Restart Markers. Value 0 means to disable Restart Marker Insert for the following scan.
0x3405	Num_RSTR_L	7:0	R/W	0x00	Restart Interval Low byte
0x3406	Byte_CTR_H	3:0		0x00	Compressed Image Size High Byte Register
0x3407	Byte_CTR_M	7:0 <	180	0x00	Compressed Image Size Second Byte Register
0x3408	Byte_CTR_L	X(Q)	R	0x00	Compressed Image Size Low Byte Register If the output stream size is over an image size, it will insert 0xFFD9 at the end of bitstream.
0x340B	Img_Width_H	7.0	R	0x00	
0x340C	Img_Width _L	7:0	R	0x00	
0x340D	Img_Height_H	7:0	R	0x00	
0x340E	Img_Height_L	7:0	R	0x00	
0x340F	-	7:0	R	0x00	Reserved
0x3410	JPG_Output_Mode	1:0	R/W	0x00	JPEG Output Mode 0: Vaild mode 1: Frame mode with valid length information 2: Frame mode



15. Chief Ray Angle



Fig(36 Chief Ray Angle



16. Electrical Characteristics

16.1. Absolute Maximum Ratings

VDD Supply Voltage	-0.3	to	+2.0V
VDDIO / AVDD / AVDDPIX Supply Voltage	-0.3	to	+3.9V
Operating Ambient Temperature	-20°C	to	+70°C
Storage Temperature	-40°C	to	+85°C

Comment

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

16.2. DC Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
VDD	Digital Logic Supply Voltage	1.425	1.5	1575	V	
VDDIO	I/O Interface Supply Voltage	1.7	3.3 💢	3.6	V	
AVDD	Analog Supply Voltage	3.0	3.3	3.6	V	
AVDDPIX	Pixel Supply Voltage	3.0	23	3.6	V	
P _{RUN}	Operating Power Consumption	. (215	ı	mW	30fps @ HD JPG (external 1.5V)
I _{VDD}	Digital Logic Operating Current		32.67		mA	30fps @ HD JPG (external 1.5V)
I_{VDDIO}	I/O Operating Current	UG 1.	10.24	-	mA	30fps @ HD JPG (external 1.5V)
I _{AVDD+AVDDPIX}	Analog Operating Current	130	40.08	-	mΑ	30fps @ HD JPG
V _{IH}	Input High Voltage	0.7 x ₩DDIO	-	-	V	
V _{IL}	Input Low Voltage		-	0.3 x VDDIO	V	
I _{OH}	Output Driving Current VDDIO = 3.3V	-	4.5	-	mA	V _{OH} =VDDIO-0.3V, 4mA setting
I _{OL}	Output Sinking Current VDDIO = 3.8V	-	6.4	-	mA	V _{OL} =GND+0.3V, 4mA setting
I _{OH}	Output Driving Current VDDIO	-	2.6	-	mA	V _{OH} =VDDIO-0.3V, 4mA setting
I _{OL}	Output Sinking Current VDDIQ 1.7V	-	3.6	-	mA	V _{OL} =GND+0.3V, 4mA setting
I _{OZ}	Tritstate Output Leakage	-	-	±1	μΑ	

2012/08/01 - 51 - Confidential




16.3. AC Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions		\$ 2
Fosc	Frequency MCLK	6	24	27	MHz		//	
	Duty cycle	45	-	55	%) `	

Horizontal Timing

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Tsu	Output data setup time	-	9.5	1	ns	VDDIO=3.3V
Thd	Output data hold time	-	11	-	ns	PCLK=48MH




Two-wire Serial Interface Timing

Symbol	Parameter	Min.	Typ.	Max.	Unit	Conditions
Tsclk	Serial Interface Input Clock Frequency	<i>></i> -	•	400	KHz	
T_{high}	High Period of The SCLK	0.6	ı	1	μS	
T_low	Low Period of The SCIK Clock	1.3	1	ı	μS	
$T_{STR:SU}$	Start Setup Time	0.6	1	ı	μS	
$T_{STR:HD}$	Start Hold Time	0.6	1	ı	μS	
T _{STP:SU}	Stop Setup Time	0.6	1	ı	μS	
$T_{DAT:SU}$	DATA Setup Time	0.1	1	ı	μS	
$T_{DAT:HD}$	DATA Hold Time	0.2	ı	ı	μS	
T _{BUF}	Bus Free Time between a STOR and START Condition	1.3	-	-	μS	



NT99141



15. SMT Reflow Profile

	Α	В		O).	Е		F
	Ramp	Pre-h	eat	Ramp 🥎	o Melt I	point	Peak p	ooint	Ramp
	ир	Temp.	Time	up	Temp.	Time	Temp.	Time	down
New Reflow Profile	Max 3'C/sec	150 ~ 200'C	60~70 sec	Max 30 sec	217'C	60 ~70 sec	235 ~ 240'C	20~25 sec	Max 6'C/sec




Fig. 37 SMT Rwflow Profile

2012/08/01 - 53 - Confidential